research topics in vlsi

• View  PDF
• Download full issue

Measurement: Sensors

Current issues and emerging techniques for vlsi testing - a review☆ ☆.

• Previous article in issue
• Next article in issue

Data availability

Cited by (0).

VLSI Design - Science topic

• Recruit researchers
• Join for free
• Login Email Tip: Most researchers use their institutional email address as their ResearchGate login Password Forgot password? Keep me logged in Log in or Continue with Google Welcome back! Please log in. Email · Hint Tip: Most researchers use their institutional email address as their ResearchGate login Password Forgot password? Keep me logged in Log in or Continue with Google No account? Sign up

Search form

Robust Low Power VLSI

Search This Site

• Body Sensor Networks
• Energy Efficient Circuit Design
• Energy Harvesting and Power Management Unit
• System-on-Chip
• Design Automation
• Wake-Up Receiver
• Chip Gallery
• Photo Gallery

The Robust Low Power VLSI Group, led by Professor Ben Calhoun, investigates research topics related to modern VLSI design. Among the many challenges facing circuit designers in deep sub-micron technologies, power and variation are perhaps the most critical. Our group's focus is to confront these problems in a range of applications and different regions of the design space. Our specific research interests include low power digital circuit design, sub-threshold digital circuits, SRAM design for end-of-the-roadmap silicon, variation tolerant circuit design methodologies, and medical applications for low energy electronics. The group is engaged in projects related to each of these topics.

Featured Projects

View more projects

This work explores reconfigurable circuits operating at low voltages. While the existing FPGAs are too high power to meet the requirements of IoT applications, we designed and optimized new circuit typologies of CLBs and global interconnect in near/sun-threshold region. We also developed custom tool flow to support full chip configuration. A 90nm chip implements the FPGA with 1134 LUTs, which is 2.7X smaller, 14X faster, and 4.7X less energy than a sub-threshold FPGA using conventional circuits and 22X less energy than an equivalent FPGA at full VDD. We are currently working towards dynamic voltage scaling and measurements using real-life applications.

Featured Chips

View more chips in the Chip Gallery

Information

• Author Services

Initiatives

You are accessing a machine-readable page. In order to be human-readable, please install an RSS reader.

All articles published by MDPI are made immediately available worldwide under an open access license. No special permission is required to reuse all or part of the article published by MDPI, including figures and tables. For articles published under an open access Creative Common CC BY license, any part of the article may be reused without permission provided that the original article is clearly cited. For more information, please refer to https://www.mdpi.com/openaccess .

Feature papers represent the most advanced research with significant potential for high impact in the field. A Feature Paper should be a substantial original Article that involves several techniques or approaches, provides an outlook for future research directions and describes possible research applications.

Feature papers are submitted upon individual invitation or recommendation by the scientific editors and must receive positive feedback from the reviewers.

Editor’s Choice articles are based on recommendations by the scientific editors of MDPI journals from around the world. Editors select a small number of articles recently published in the journal that they believe will be particularly interesting to readers, or important in the respective research area. The aim is to provide a snapshot of some of the most exciting work published in the various research areas of the journal.

Original Submission Date Received: .

• Active Journals
• Find a Journal
• Journal Proposal
• Proceedings Series
• For Authors
• For Reviewers
• For Editors
• For Librarians
• For Publishers
• For Societies
• For Conference Organizers
• Open Access Policy
• Institutional Open Access Program
• Special Issues Guidelines
• Editorial Process
• Research and Publication Ethics
• Article Processing Charges
• Testimonials
• Preprints.org
• SciProfiles
• Encyclopedia

Journal Menu

• Electronics Home
• Aims & Scope
• Editorial Board
• Reviewer Board
• Topical Advisory Panel
• Instructions for Authors
• Special Issues
• Sections & Collections
• Article Processing Charge
• Indexing & Archiving
• Editor’s Choice Articles
• Most Cited & Viewed
• Journal Statistics
• Journal History
• Journal Awards
• Society Collaborations
• Conferences
• Editorial Office

Journal Browser

• arrow_forward_ios Forthcoming issue arrow_forward_ios Current issue
• Vol. 13 (2024)
• Vol. 12 (2023)
• Vol. 11 (2022)
• Vol. 10 (2021)
• Vol. 9 (2020)
• Vol. 8 (2019)
• Vol. 7 (2018)
• Vol. 6 (2017)
• Vol. 5 (2016)
• Vol. 4 (2015)
• Vol. 3 (2014)
• Vol. 2 (2013)
• Vol. 1 (2012)

Find support for a specific problem in the support section of our website.

Please let us know what you think of our products and services.

Visit our dedicated information section to learn more about MDPI.

VLSI Design, Testing, and Applications

• Print Special Issue Flyer
• Special Issue Editors

Special Issue Information

Benefits of publishing in a special issue.

• Published Papers

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section " Circuit and Signal Processing ".

Deadline for manuscript submissions: closed (15 November 2022) | Viewed by 14739

Share This Special Issue

Special issue editor.

Dear Colleagues,

The focus of this Special Issue is on the research challenges related to the design of emerging microelectronics and VLSI circuits and related systems that meet the demanding specifications of innovative applications. This Special Issue considers challenges in the fields of low power consumption, small integration areas, testing and security, without, however, being limited to them. Authors are encouraged to submit works related to emerging research topics and applications, such as hardware security, low-power IoT devices, high-performance processing cores, etc.

Dr. Xiang Chen Guest Editor

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website . Once you are registered, click here to go to the submission form . Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

• device modeling
• emerging technologies
• CAD for VLSI design
• hardware/software co-design
• testing and verification
• FPGA-based design
• embedded systems
• low-power circuits and systems
• hardware security
• emerging applications
• VLSI for AI and ML algorithms
• Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
• Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
• Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
• External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
• e-Book format: Special Issues with more than 10 articles can be published as dedicated e-books, ensuring wide and rapid dissemination.

Further information on MDPI's Special Issue polices can be found here .

Published Papers (6 papers)

Further Information

Mdpi initiatives, follow mdpi.

Subscribe to receive issue release notifications and newsletters from MDPI journals

• Technologies
• Privacy Policy

Latest Research topics in vlsi design

Latest research topics in vlsi design.

If we narrow down our discussion to research in areas like electronics, electrical, computer science, artificial intelligence , wireless communication and related fields, which are the base of everything in this high-tech world. In these fields researchers have developed applications (aided with technology) for every field ranging from biomedical to aerospace and construction, which were nowhere related to electronics or even current.

As the research fields we are talking about are providing base to the developing world and providing it with reliable technologies which are being used in real time, the work of researcher becomes more wide starting with an idea to the realization of the idea in the real world in form of application or product.

To make a reliable and working model the idea of the VLSI design project ( i.e speech processing application, biomedical monitoring system etc) needs to be implemented and re-implemented, re-tested and improvised. The there are many development cycles and techniques available which eases up the implementation like:

• Behavioral simulation
• Software based model
• Hardware Implementation (ASIC)
• Programmable hardware (FPGA)
• Co-simulation

Behavioral simulation is used at initial phase and it is not appropriate for testing the real time behavior of the system in actual environment as it is more close to systems behavior in ideal environment.

We can simulate the actual environment by using different software models (more like software models of channels used to test communication systems) but its capabilities are also limited to human capability to model the environmental conditions in mathematical equations and models.

All of us are familiar with ASIC, their high performance and hardwired implementation. These are good for final implementation but not for intermediate stages of implementation and testing. Nothing is better than ASIC for real time testing of analog  VLSI  circuits. But for digital circuits and DSP applications we have a better option of FPGA (Field Programmable Gate Array).

The hardware co-simulation is a good idea to test and monitor systems in real time. To get more details about  PhD thesis  in VLSI you can do online research or contact us.

latest Low power research topics in vlsi design

The Research Support Centre provides expert advice and support across the whole Engineering and Technical research lifecycle, from discovery through exploitation of technical and translational research. The centre has two primary functions:

• i) to facilitate the delivery of the Engineering Sciences research strategy and to build partnerships andii) to bring together all the technical research management and support services for Students.

To achieve these goals the centre is made up of two inter-relating components. The Academic Research Support Centre consists of the Research Coordination Office, Platform Technologies team and a Translational Research Office. The Technical Research Support Centre is made up of the Joint Research Office.

The Research Support Centre encompasses a wide range of expertise and facilities. By coordinating these resources, we can provide researchers with a package of support that is integrated, high quality and streamlined – and clearly accountable.

Once a researcher has a proposal for high quality research that will benefit, they can access all the help and resources they need through one gateway. This includes support with the approval process and funding applications and help setting up technical trials.

VLSI PHD Projects

Our research interests cover low power processor architectures, low power circuit design techniques, analog and mixed signal circuit design, rapid prototyping of digital systems, reconfigurable processors, Digital arithmetic, advanced processor architectures, vlsi implementation of signal and image processing algorithms, testing verification, memory design, Embedded vlsi and asynchronous circuits.

Organization engaged with embedded commodity development and serving various business solutions such as

• Embedded System Product Development,
• Software services,
• Android development,
• Web development.

Description for “Ph.d guidance with project assitance” Ph.d/ M.Phil PROJECT ASSISTANCE We look forward to welcoming you to one of our “Research and Development Division” for all Ph.D., Research scholars. We will arrange you the following details for completing your Ph.d Degree

• Any University Admission- We provides a step-to-step guide to completing the application form, and will help make the process as straight forward as possible.
• Guide Arrangement
• Survey Paper Preparation
• Problem Identification –Problem Identification of Existing System.
• Implementation in all domains
• Mobile Ad hoc Networks
• Wireless Networks
• Image Processing
• Grid Computing
• Distributed Computing
• Natural Language Processing
• Cloud Computing
• Soft Computing
• Data Mining
• Wireless Senor Networks

Delivering effective support on your Ph. D work:

Companies represents a simple and practical advice on the problems of getting started, getting organized with the working on Ph.D projects.

We make you understand the practicalities of surviving the ordeal. We just make you divide the huge task into less challenging pieces. The training includes a suggested structure and a guide to what should go in each section.

We afford complete support with real-time exposure in your Ph.D works in the field of VLSI. Our Mission drives us in the way of delivering applications as well as products with complete integrity, innovative & interesting ideas with 100% accuracy.

• Assistance in ALL Stages of your PhD Research in VLSI from Topic Selection to Thesis Submission.
• Creating 100% confident in submitting your thesis work.
• Our experienced professionals support you in your research works.
• Providing complete solutions for the Research Scholars in many advanced domains.

Technologies used in VLSI:

• Modelsim 6.5b Simulator
• Xilinx ISE 10.1 System generator

III. Quartus 11.1

• Tanner v7 EDA tool

iii.        W-Edit

• Microwind & DSCH v2

VII. P-spice

VIII. LT-spice

.        Spartan IIIe

• Hardware Description Language

.         Verilog HDL

CORE AREA OF GUIDANCE:

• Digital signal processing Vlsi
• Image processing Vlsi

III.        Wireless Vlsi

• Communication Vlsi
• Testing Vlsi
• Digital cmos Vlsi

VII.        low power Vlsi

VIII.        Core Vlsi

• Memory Designs

PROJECT SUPPORT:

• Confirmation Letter
• Attendance Certificate

III. Completion Certificate

Preprocessing Work:

• Paper Selection

Identifying the problem:

• Screenshots

III.        Simulation Report

• Synthesize Report

Report Materials:

• Block Diagrams
• Review Details

III.        Relevant Materials

• Presentation
• Supporting Documents
• Software E-Books

VII.        Software Development Standards & Procedure – E-Book

Learning Exposure:

VIII.        Programming classes

• Practical training
• Project Design & Implementation

Publishing Support:

XII.        Conference Support

XIII.        Journal Support

XIV.        Guide Arrangements

Vlsi based projects like image processing projects, low power projects, matlab with vlsi projects , cryptography projects, OFDM projects, SDR projects, communication projects, zigbee projects, digital signal processing projects, and also protocol interfacing projects like uart ,i2c,spi projects.

Signal and Image processing projects can be simulated by using Modelsim 6.5b and synthesized by Xilinx 10.1 using Spartan IIIe fpga and by Quartus 11.1using altera de2 fpga. In image processing projects, the input image or video can be converted to coefficients using Matlab. Low power projects can be designed using Tanner, Microwind and spice tools.

We spotlights on imparting an overall exposure to the concept and design methodologies of all major aspects of vlsi engineering relevant to industry needs and ground-breaking thoughts with 100% pure accuracy.

latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design  low power testing bist latest research topics in vlsi design latest latest research topics in vlsi design area latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design latest research topics in vlsi design

A Comprehensive Analysis in Recent Advances in 3D VLSI Floorplan Representations

• Conference paper
• First Online: 01 December 2022
• Cite this conference paper

• Rohin Gupta 41 &
• Sandeep Singh Gill 42  

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 962))

443 Accesses

Floorplan is one of the most critical steps of the physical design of VLSI Design flow. Decreasing size, interconnects, power consumption, and chip leakage are always on the top priority list for consumers and researchers. This article presents the latest advancements in one of the hot research topics in VLSI Physical Design: 3D Floorplanning. A lot of research articles have been studied for this article, and only major research points from some chosen relevant to 3D architecture articles have been incorporated in this paper. The 3D VLSI floorplan field is quite vast than the 2D VLSI floorplan and is comparatively less explored. This article reviews various aspects of floorplanning that cover floorplanning based on volume, tiers, vias, TSVs, and other representations of 3D VLSI Floorplan. These techniques, when applied as algorithms, help in simplifying the problem. These algorithms help optimize results that increase the chip’s overall performance. Some of the central representations have been incorporated in Sect.  5 . Conclusion with research gap and future scope is described in the end.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save.

• Get 10 units per month
• Download Article/Chapter or eBook
• 1 Unit = 1 Article or 1 Chapter
• Cancel anytime
• Available as PDF
• Read on any device
• Instant download
• Own it forever
• Available as EPUB and PDF
• Compact, lightweight edition
• Dispatched in 3 to 5 business days
• Free shipping worldwide - see info
• Durable hardcover edition

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

VLSI Floorplan Area Optimisation Technique

A new representation in 3D VLSI floorplan: 3D O-Tree

G-NSVF: A Greedy Algorithm for Non-Slicing VLSI Floorplanning

Bernstein, K., Andry, P., Cann, J., Emma, P., Greenberg, D., Haensch, W., Ignatowski, M., Koester, S., Magerlein, J., Puri, R., & Young, A. (2007). Interconnects in the third dimension: Design challenges for 3D ICs. In 44th ACM/IEEE Design Automation Conference (pp. 562–567). San Diego, CA, USA.

Google Scholar  

Sheng, S., Chandrakasan, A., & Brodersen, R. W. (1992). A portable multimedia terminal. IEEE Communications Magazine, 30 (12), 64–75.

Article   Google Scholar  

Salewski, S., & Barke, E. (2002). An upper bound for 3D slicing floorplans. In Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design (pp. 567–572). India.

Yuh, P.-H., Yang, C.-L., Chang, Y.-W., & Chen, H.-L. (2004). Temporal floorplanning using 3D-subTCG. In ASP-DAC 2004: Asia and South Pacific Design Automation Conference (pp. 725–730). Yokohama, Japan.

Yuh, P.-H., Yang, C.-L., Chang, Y.-W., & Chen, H.-L. (2004). Temporal floorplanning using the T-tree formulation. In: IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004 (pp. 300–305). San Jose, CA, USA.

Cong, J., Wei, J., & Zhang, Y. (2004). A thermal-driven floorplanning algorithm for 3D ICs. In IEEE/ACM International Conference on Computer Aided Design , ICCAD-2004 (pp. 306–313). San Jose, CA, USA.

Ma, Y., Hong, X., Dong, S., & Cheng, C. K. (2005). 3D CBL: An efficient algorithm for general 3D packing problems. In: 48th Midwest Symposium on Circuits and Systems (pp. 1079–1082). Covington, KY, USA.

Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C.-K., & Gu, J. (2000). Corner block list: an effective and efficient topological representation of non-slicing floorplan. In IEEE/ACM International Conference on Computer Aided Design. ICCAD 2000 . IEEE/ACM Digest of Technical Papers (pp. 8–12). San Jose, CA, USA

Cheng, L., Deng, L., & Wong, M. D. F. (2005). Floorplanning for 3-D VLSI design. In Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference (pp. 405–411). Shanghai, China.

Dong, S., Wang, R., Guo, F., Yuan, J., & Hong, X. (2006). Floorplanning by a revised 3-D corner block list with sub-C+-tree. In 9th Joint International Conference on Information Sciences (JCIS-06) (pp. 429–432). Atlantis Press.

Wong, E., Minz, J., & Lim, S. K. (2006). Multi-objective module placement for 3-D system-on-package. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14 (5), 553–557.

Zhang, L., Dong, S., Hong, X., & Ma, Y. (2007). A fast 3D-BSG algorithm for 3D packing problem. In 2007 IEEE International Symposium on Circuits and Systems (pp. 2044–2047). New Orleans, LA, USA.

Li, Z., Hong, X., Zhou, Q., Zeng, S., Bian, J., Yu, W., Yang, H. H., Pitchumani, V., & Cheng, C.-K. (2007). Efficient thermal via planning approach and its application in 3-D floorplanning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26 (4), 645–658.

Falkenstern, P., Xie, Y., Chang, Y.-W., & Wang, Y.: Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis. In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 169–174). Taipei, Taiwan.

Frantz, F., Labrak, L., & O’Connor, I. (2011). 3D-IC floorplanning: Applying meta-optimization to improve performance. In 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (pp. 404–409). Hong Kong, China.

Nain, R. K., & Chrzanowska-Jeske, M. (2011). Fast placement-aware 3-D floorplanning using vertical constraints on sequence pairs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19 (9), 1667–1650.

Li, C., Mak, W., & Wang, T. (2013). Fast fixed-outline 3-D IC floorplanning with TSV co-placement. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21 (3), 523–532.

Wen, C., Chen, Y., & Ruan, S. (2013). Cluster-based thermal-aware 3D-floorplanning technique with post-floorplan TTSV insertion at via-channels. In Fifth Asia Symposium on Quality Electronic Design (ASQED 2013) (pp. 200–207). Penang, Malaysia.

Khan, A. K., Vatsa, R., Roy, S., & Das, B. (2014). A new efficient topological structure for floorplanning in 3D VLSI physical design. In 2014 IEEE International Advance Computing Conference (IACC) (pp. 696–701). Gurgaon, India.

Chen, Y., & Ruan, S. (2015). A cluster-based reliability- and thermal-aware 3D floorplanning using redundant STSVs. In 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (pp. 349–354). Daejeon, Korea (South).

Quiring, A., Olbrich, M., & Barke, E. (2015). Fast global interconnnect driven 3D floorplanning. In 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (pp. 313–318). Daejeon, Korea (South).

Song, T., Panth, S., Chae, Y.-J., & Lim, S.K. (2015) Three-tier 3D ICs for more power reduction: Strategies in CAD, design, and bonding selection. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’15) (pp. 752–757). Austin, TX, USA: IEEE Press.

Chan, W. J., Kahng, A. B., & Li, J. (2016). Revisiting 3DIC benefit with multiple tiers. In Proceedings of ASP-DAC/VLSI Design 2002. 2016 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP) (pp. 1–8). Austin, TX, USA.

Wang, R., Young, E. F. Y., & Cheng, C. (2009). Representing topological structures for 3-D floorplanning. In 2009 International Conference on Communications, Circuits and Systems (pp. 1098–1102). Milpitas, CA, USA.

Alpert, C. J. (1998). The ISPD98 circuit benchmark suite. In Proceedings of the 1998 International Symposium on Physical Design (ISPD ’98) (pp. 80–85). NY, USA: Association for Computing Machinery.

Tsai, M., Wang, T., & Hwang, T. (2011). Through-silicon via planning in 3-D floorplanning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19 (8), 1448–1457.

Li, J. X., Liu, W., Du, H., Wang, Y., Ma, Y., & Yang, H. (2013). Whitespace-aware TSV arrangement in 3D clock tree synthesis. In 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 115–120). Natal, Brazil.

Wilkerson, P., Raman, A., & Turowski, M. (2004). Fast, automated thermal simulation of three-dimensional integrated circuits. In The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (pp. 706–713). Las Vegas, NV, USA.

Cong, J., Luo, G., Wei, J., & Zhang, Y. (2007). Thermal-aware 3D IC placement via transformation. In 2007 Asia and South Pacific Design Automation Conference (pp. 780–785). Yokohama, Japan.

Ma, Y., Dong, S., Hong, X., Cai, Y., Cheng, C.-K., & Gu, J. (2001). VLSI floorplanning with boundary constraints based on corner block list. In Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference (pp. 509–514). Yokohama, Japan.

Young, F. Y., & Wong, D. F. (1999). Slicing floorplans with boundary constraint. In Proceedings of the ASP-DAC ’99 Asia and South Pacific Design Automation Conference (pp. 17–20). Hong Kong, China.

Nakatake, S., Fujiyoshi, K., Murata, H., & Kajitani, Y. (1996). Module placement on BSG-structure and IC layout applications. In Proceedings of International Conference on Computer Aided Design (pp. 484–491). San Jose, CA, USA.

Chang, Y.-C., Chang, Y.-W., Wu, G.-M., & Wu, S.-W. (2000). B*-trees: a new representation for non-slicing floorplans. In Proceedings 37th Design Automation Conference (pp. 458–463). Los Angeles, CA, USA.

Download references

Acknowledgments

This work is supported by I.K. Gujral Punjab Technical University, Kapurthala, India. The authors would like to extend their gratitude to the university for all the support.

Author information

Authors and affiliations.

Research Scholar, Department of Electronics and Communication Engineering, I.K. Gujral Punjab Technical University, Kapurthala, Punjab, 144603, India

Rohin Gupta

Department of Electronics and Communication Engineering, National Institute of Technical Teachers Training and Research, Chandigarh, 160019, India

Sandeep Singh Gill

You can also search for this author in PubMed   Google Scholar

Corresponding author

Correspondence to Rohin Gupta .

Editor information

Editors and affiliations.

Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, Gujarat, India

Anand D. Darji

Deepak Joshi

Department of Electronics and Communication Engineering, Malaviya National Institute of Technology Jaipur, Jaipur, Rajasthan, India

Department of Computer Science, Edge Hill University, Ormskirk, Lancashire, UK

Ray Sheriff

Rights and permissions

Reprints and permissions

Copyright information

© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper.

Gupta, R., Gill, S.S. (2023). A Comprehensive Analysis in Recent Advances in 3D VLSI Floorplan Representations. In: Darji, A.D., Joshi, D., Joshi, A., Sheriff, R. (eds) Advances in VLSI and Embedded Systems. Lecture Notes in Electrical Engineering, vol 962. Springer, Singapore. https://doi.org/10.1007/978-981-19-6780-1_20

Download citation

DOI : https://doi.org/10.1007/978-981-19-6780-1_20

Published : 01 December 2022

Publisher Name : Springer, Singapore

Print ISBN : 978-981-19-6779-5

Online ISBN : 978-981-19-6780-1

eBook Packages : Engineering Engineering (R0)

Share this paper

Anyone you share the following link with will be able to read this content:

Sorry, a shareable link is not currently available for this article.

Provided by the Springer Nature SharedIt content-sharing initiative

• Publish with us

Policies and ethics

• Find a journal
• Track your research

VLSI Research Topics Ideas [MS PhD]

List of Research Topics and Ideas of VLSI for MS and Ph.D. Thesis.

• High-throughput VLSI architecture for soft-decision decoding with ORBGRAND
• Approximate Pruned and Truncated Haar Discrete Wavelet Transform VLSI Hardware for Energy-Efficient ECG Signal Processing
• ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture
• Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design
• VLSI mask optimization: From shallow to deep learning
• Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing Seismic Signal
• A Novel High-Performance Hybrid Full Adder for VLSI Circuits
• PGOpt: Multi-objective design space exploration framework for large-Scale on-chip power grid design in VLSI SoC using evolutionary computing technique
• Testing single via related defectsin digital VLSI designs
• An Improved Impulse Noise Removal VLSI Architecture Using DTBDM Method
• VLSI Implementation of Multi-channel ECG Lossless Compression System
• A Scalable VLSI Architecture for Illumination-Invariant Heterogeneous Face Recognition
• Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support
• Compact 3D Thermal Model for VLSI and ULSI Interconnect Network Reliability Verification
• Simultaneous Parametric and Functional Testing of Digital VLSI During Radiation Experiments
• A New 4-2 Compressor for VLSI Circuits and Systems
• An ultra-low-power CNFET-based improved Schmitt trigger design for VLSI sensor applications
• Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits
• Flexible scheme for reconfiguring 2D mesh-connected VLSI subarrays under row and column rerouting
• A Survey on VLSI Implementation of AES Algorithm with Dynamic S-Box
• High-Throughput VLSI architecture for Soft-Decision decoding with ORBGRAND
• Methods for Ensuring Full Traceability of the Production Testing Results of the Digital VLSI
• Low Power Circuit Design for Footed Quasi Resistance Scheme In 45NM VLSI Technology
• Fast Auto-Correction algorithm for Digital VLSI Circuits
• Review of VLSI Architecture of Cryptography Algorithm for IOT Security
• The VLSI Realization of Sign-Magnitude Decimal Multiplication Efficiency
• Gate-Overlap Tunnel Field-Effect Transistors (GOTFETs) for Ultra-Low-Voltage and Ultra-Low-Power VLSI Applications
• VLSI design of a fast one-stage independent component extracting system based on ICA-R algorithm
• Fully Reused VLSI Architectu Encoding for DSRC Applica
• VLSI Architecture for DWT using 5/3 Wavelet Coefficient using Vedic Math’s
• Design and vlsi implementation of a decimation filter for hearing aid applications
• Analysis and Comparison of Leakage Power Reduction Techniques for VLSI Design
• A low area VLSI implementation of extended tiny encryption algorithm using Lorenz chaotic system
• Study and Analysis of Digital Counters for VLSI Applications
• Synthesis of VLSI Structural Cell Partitioning Using Genetic Algorithm
• VLSI Architecture for 8-bit Reversible Arithmetic Logic Unit based on Programmable Gate
• Features of Designing Digital Processing Systems for Radiolocation Systems Based on Microprocessor VLSI Sets
• Multiple-Criteria Decision Analysis Using VLSI Global Routing
• Performance Evaluation of VLSI Implemented WSN Algorithms
• Soft Error Rate Estimation of VLSI Circuits
• Wave pipelined VLSI architecture for a Viterbi decoder using self reset logic with 0.65 nm technology
• Efficient Band Offset Calculation Method for HEVC and Its VLSI Implementation
• 2021 IEEE 39th VLSI Test Symposium (VTS)
• A spike based learning neuron in analog VLSI
• Computing Orientation of an Image by Projection Method and its VLSI Implementation
• A Greedy Iterative Algorithm and VLSI Implementation Strategy for Multiuser Detection
• The First Ge Nanosheets GAAFET CMOS Inverters Fabricated by 2D Ge/Si Multilayer Epitaxy, Ge/Si Selective Etching
• Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure
• Back-Gate Network Extraction Free from Dynamic Self-Heating in FD SOI
• Improvement of Nanotwinned Copper Thermal Stability for High Temperature Heterogeneous Integration
• DFT Models of Ferroelectric Hafnium-Zirconium Oxide Stacks With and Without Dielectric Interlayers
• Selective Area Epitaxy of Axial Wurtzite-InAs Nanowire on InGaAs NW by MOCVD
• Calculation of Field Dependent Mobility in MoS2 and WS2 with Multi-Valley Monte Carlo Method
• Ultra-thin Hf0.5Zr0.5O2 Ferroelectric Tunnel Junction with High Current Density
• Alleviation of Charge Trapping and Flicker Noise in HfZrO2-Based Ferroelectric Capacitors by Thermal Engineering
• On-Wafer Electronic Layer Detectors Array (ELDA) for e-beam Imaging in Advanced Lithographic Systems
• Contact engineered charge plasma junctionless transistor for suppressing tunneling leakage
• Quantum Tunneling PUF: A Chip Fingerprint for Hardware Security
• Ferroelectric and Antiferroelectric Hf/Zr oxide films: past, present and future
• An Approach to Diminish the Leakage Power in Complementary MOS VLSI Circuits
• Benchmarking the Performance of Heterogeneous Stacked RRAM with CFETSRAM and MRAM for Deep Neural Network Application Amidst Variation and Noise
• Multi-bit cryogenic flash memory on Si/SiGe and Ge/GeSi heterostructures
• Tensor-Centric Processor Architecture for Applications in Advanced Driver Assistance Systems
• Evaluation de la complexit d’implantation en VLSI par la synth se architecturale: une exp rience en filtrage adaptatif
• A precise debugging method and defect diagnosis with mass big-data analysis in the designed high-dense array for rapid yield improvement in a logic platform
• Dynamic Mapping Mechanism to Compute DNN Models on a Resource-limited NoC Platform
• Bandgap-Engineered Tunneling Layer on Operation Characteristics of Poly-Ge Charge-Trapping Flash Memory Devices
• Reconfigurable Database Processor for Query Acceleration on FPGA
• Holistic and In-Context Design Flow for 2.5 D Chiplet-Package Interaction Co-Optimization
• ONNC Compiler Used in Fault-Mitigating Mechanisms Analysis on NVDLA-Based and ReRAM-Based Edge AI Chip Design
• Quantum dot celluar automata-based encoder and priority encoder circuits: Low latency and area efficient design
• Shutdown mode implementation for Boost and Inverting Buck-Boost converter
• AN ELEGANCE OF A NOVEL DIGITAL FILTER USING MAJORITY LOGIC FOR SNR IMPROVEMENT IN SIGNAL PROCESSING
• Recent Progress on Flexible Capacitive Pressure Sensors: From Design and Materials to Applications
• Prototypage d’algorithmes adaptatifs par un outil de synthèse d’architectures VLSI.
• ALGORITMOS PARA PROBLEMAS DE STEINER COM APLICAÇÕES EM PROJETO DE CIRCUITOS VLSI
• An Energy-Efficient Conditional Biasing Write Assist With Built-In Time-Based Write-Margin-Tracking for Low-Voltage SRAM
• Prospective incorporation of booster in carbon interconnects for high-speed integrated circuits
• Laser beam testing of finished integrated circuits
• A survey of in-spin transfer torque mram computing
• Oxytocin modulates neural processing of mitral/tufted cells in the olfactory bulb
• Power Efficient Bit Lines: A Succinct Study
• Introduction: Soft Error Modeling
• Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation
• Adiabatic Logic-Based Area-and Energy-Efficient Full Adder Design
• Improved Noise Margin and Reduced Power Consumption in Subthreshold Adiabatic Logic Using Dual Rail Power Supply
• IMPROVING SIZE-BOUNDS FOR SUBCASES OF SQUARE-SHAPED SWITCHBOX ROUTING
• Design and Performance Evaluation of Highly Efficient Adders in Nanometer Technology
• Qualitative and quantitative analysis of parallel-prefix adders
• 4-Bit Ripple Carry Adder Using Area-Efficient Full Adder in CMOS Technology
• Systolic-Architecture-Based Matrix Multiplications and Its Realization for Multi-Sensor Bias Estimation Algorithms
• BiPart: a parallel and deterministic hypergraph partitioner
• Dealing with Aging and Yield in Scaled Technologies
• Ultraefficient imprecise multipliers based on innovative 4: 2 approximate compressors
• A Low Power Approach for Designing 12-Bit Current Steering DAC
• Structure Fortification of Mixed CNT Bundle Interconnects for Nano Integrated Circuits Using Constraint-Based Particle Swarm Optimization
• Gain-Cell Embedded DRAM Under Cryogenic Operation–A First Study
• Communication and performance evaluation of 3-ary n-cubes onto network-on-chips
• A New Function Mapping Approach in Defective Nanocrossbar Array Using Unique Number Sequence
• Design, Simulation and Comparative Analysis of Performance Parameters of a 4-bit CMOS based Full Adder Circuit using Microwind and DSch at Various …
• A Conversion Mode Reconfigurable SAR ADC for Multistandard Systems
• Leakage-Tolerant Low-Power Wide Fan-in OR Logic Domino Circuit
• Carver Mead:” It’s All About Thinking,” A Personal Account Leading up to the First Microwave Transistor
• Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller
• An ultra-low-power CNFET based dual VDD ternary dynamic Half Adder
• Advanced Silicon & Semiconducting Silicon-Alloy Based Materials & Devices
• A Novel Modeling-Attack Resilient Arbiter-PUF Design
• Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links
• Parallel algorithms
• Transistor self-heating: The rising challenge for semiconductor testing
• Adaptive Forward Body Bias Voltage Generator
• PVT Aware Analysis of ISCAS C17 Benchmark Circuit
• Hard-to-Detect Fault Analysis in FinFET SRAMs
• Design and comparative analysis of on-chip sigma delta ADC for signal processing applications
• Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs
• Passivity-based non-fragile control of a class of uncertain fractional-order nonlinear systems
• Impact of Spacers in Raised Source/Drain 14 nm Technology Node InGaAs-nFinFET on Short Channel Effects
• High Speed Energy Efficient Multiplier Using 20nm FinFET Technology
• Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits
• Design and Analysis of 10T SRAM Cell with Stability Characterizations
• Evaluation of Real-Time Embedded Systems in HILS and Delay Issues
• Implementation and Analysis of Low Power Consumption Full Swing GDI Full Adders
• A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory
• [HTML][HTML] X-architecture Steiner minimal tree algorithm based on multi-strategy optimization discrete differential evolution
• A New Improved V-Square-Controlled Buck Converter With Rail-to-Rail OTA-Based Current-Sensing Circuits
• A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n-and p-type Flip-Flops
• Variability Analysis of On-Chip Interconnect System Using Prospective Neural Network
• Low Power NAND Gate–based Half and Full Adder/Subtractor Using CMOS Technique
• Synchronization of mutual coupled fractional order one-sided lipschitz systems
• Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
• Reconfigurable Binary Neural Network Accelerator with Adaptive Parallelism Scheme
• High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register
• High Voltage Receiver Using Low Voltage Devices With Reduced Dead-zone
• Fast and High-Performing 1-Bit Full Adder Circuit Based on Input Switching Activity Patterns and Gate Diffusion Input Technique
• Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator
• Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V
• Machine-learning-based self-tunable design of approximate computing
• A novel current-controlled memristor-based chaotic circuit
• Performance Analysis of MoS2FET for Electronic and Spintronic Application
• Asynchronous Four-Phase and Two-Phase Circuits: Testing and Design for Testability
• Controlling GIDL Using Core–Shell Technique in Conventional Nano-Wire
• New FDNR and FDNC Simulation Configurations Using Inverted VDDIBAs
• Optimal Mappings of the Spectrum of BPSK/QPSK Sequences to Finite Polynomial Fields and Rings
• Impact of Multi-Metal Gate Stacks on the Performance of ß-Ga2O3 MOS Structure
• On the Reliability of In-Memory Computing: Impact of Temperature on Ferroelectric TCAM
• Design of Prominent Single-Precision 32-Bit Floating-Point Adder Using Single-Electron Transistor Operating at Room Temperature
• HIPER: Low Power, High Performance and Area-Efficient Hardware Accelerators for Hidden Periodicity Detection using Ramanujan Filter Banks
• A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation
• Design of a new BUS for low power reversible computation
• Controlling Mode Transition Noise Occurred at Ground Rail in Data Preserving MTCMOS Shift Register
• Diversity Schemes in Multi-hop Visible Light Communications for 6G Networks
• Fabrication of Micro-Compliant Mechanisms Using Micro-Stereolithography
• A 27S/32S DC-balanced line coding scheme for PAM-4 signaling
• Game Theory-based Parameter-Tuning for Path Planning of UAVs
• A Low Latency Stochastic Square Root Circuit
• New Resistorless FDNR Simulation Configuration Employing CDDITAs
• An Energy-Efficient Level Shifter Using Time Borrowing Technique for Ultra Wide Voltage Conversion from Sub-200mV to 3.0 V
• Improved Store-Carry-Forward Scheme for Information Dissemination in Unfavorable Vehicular Distribution
• Effect of surface modification treatment on top-pinned MTJ with perpendicular easy axis
• Design and Implementation of an Efficient Mixed Parallel-Pipeline SAD Architecture for HEVC Motion Estimation
• Negative Voltage Generator and Current DAC Based Regulator For Flash Memory
• A non-autonomous chaotic system with no equilibrium
• SIXOR: Single-Cycle In-Memristor XOR
• Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates
• Towards energy-efficient STT-MRAM design with multi-modes reconfiguration
• HT-IWT-DCT-Based Hybrid Technique of Robust Image Watermarking
• GPU-Accelerated Soft Error Rate Analysis of Large-Scale Integrated Circuits
• Performance Evaluation of Sub 5 nm GAA NWMBCFET using Silicon Carbide Source/Drain Material
• A novel ultra-low power 7T full adder design using mixed logic
• Reversible Fade Gate as Decoder, Encoder and Full Adder
• A novel parallel prefix adder for optimized Radix-2 FFT processor
• Smart Soldier Health Monitoring System Incorporating Embedded Electronics
• Theoretical Analysis of Defected Ground Multiband Rectangular Shape Microstrip Patch Antenna
• Design of Efficient Ternary Subtractor
• Novel CDDITA-Based-Grounded Inductance Simulation Circuits
• Trim Time Reduction in Analog/RF ICs Based on Inter-Trim Correlation
• Ferroelectric HfO2 Memory Transistors with High-? Interfacial Layer and Write Endurance Exceeding 1010 Cycles
• Design and Analysis of Low-Power SRAM
• High-speed and low-cost carry select adders utilizing new optimized add-one circuit and multiplexer-based logic
• Selective Flip-Flop Optimization for Circuit Reliability
• Effect of Developer Temperature on Photoresist Contrast in Grayscale Lithography
• Power Series Representation Op logical Functions and its Applications to Error Detection and Error Correction Codes.(Dept. E)
• Creating Fastest Self timing Reference Path for High Speed Memory Designs
• Blockchain-enabled traceable, transparent transportation system for blood bank
• Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System
• Enhancement of ovonic threshold switching characteristics using nanometer-scale virtual electrode formed within ultrathin hafnium dioxide interlayer
• Neural networks integrated circuit with switchable gait pattern for insect-type microrobot
• Analog and Radio-Frequency Performance of Hetero-Gate-Dielectric FD SOI MOSFET in Re-S/D Technology
• Stumped nature hyperjerk system with fractional order and exponential nonlinearity: Analog simulation, bifurcation analysis and cryptographic applications
• Field-free and sub-ns magnetization switching of magnetic tunnel junctions by combining spin-transfer torque and spin–orbit torque
• Fundamentals of microelectronics
• Comparative Analysis of Channel Estimation Techniques in Vehicular Communication
• Statistical analysis of vehicle detection in the ITS application for monitoring the traffic and road accident using internet of things
• 3-D CMOS chip stacking for security ICs featuring backside buried metal power delivery networks with distributed capacitance
• Sensor Localization in WSNs Using Rotating Directional-Antenna at the Base Station
• A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications
• FPGA implementation of fast digital FIR and IIR filters
• Uniform 4-Stacked Ge0.9Sn0.1 Nanosheets Using Double Ge0.95Sn0.05 Caps by Highly Selective Isotropic Dry Etch
• A 3–7 GHz CMOS Power Amplifier Design for Ultra-Wide-Band Applications
• Fault-tolerant hamiltonian cycles and paths embedding into locally exchanged twisted cubes
• Error-Controlling Technique in Wireless Communication
• Human Action Recognition Using a New Hybrid Descriptor
• Minimization of Peak-to-Average Power Ratio in DHT Precoded OFDM System by A-Law Companding
• Machine Learning Oriented Dynamic Cost Factors-Based Routing in Communication Networks
• Digital/Analog Performance Optimization of Vertical Nanowire FETs Using Machine Learning
• Physical synthesis for advanced neural network processors
• A low latency modular-level deeply integrated MFCC feature extraction architecture for speech recognition
• On the Best-Partition Communication Complexity
• IMPLEMENTATION OF DIVISION AND SQUARE ROOT: MODELING AND EVALUATIONS
• Structural and Optical Analysis of Bulk-Hetero Interface Between MoS2: Pentacene
• Realization of a Low Profile, Wideband Omni-directional Antenna for Ku-band Airborne Applications
• Ultracompact channel add-drop filter based on single multimode nanobeam photonic crystal cavity
• Structural and Optical Characterization of EZO Thin Film for Application in Optical Waveguide
• Design-technology co-optimization of sequential and monolithic CFET as enabler of technology node beyond 2nm
• A Survey of Semantic Segmentation on Biomedical Images Using Deep Learning
• PAPR Reduction in OFDM for VLC System
• A Survey on Proactive and Reactive Channel Switching Techniques in Cognitive Radios
• FPGA-based Hardware Acceleration for SVM Machine Learning Algorithm
• Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy
• A Multichannel Link-Layer Cooperation Protocol (MLCP) for Cognitive Radio Ad Hoc Network
• AdaTrust: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction
• Performance Evaluation of Negative Capacitance Junctionless FinFET under Extreme Length Scaling
• A PVT aware differential delay circuit and its performance variation due to power supply noise
• A Survey on Methodologies and Database Used for Facial Emotion Recognition
• A Survey Study of Diseases Diagnosed Through Imaging Methodology Using Ultrasonography
• Special Session: Physical Attacks through the Chip Backside: Threats, Challenges, and Opportunities
• MOS based pseudo-resistors exhibiting Tera Ohms of Incremental Resistance for biomedical applications: Analysis and proof of concept
• Automated Simulator for the Validation of Bio-Impedance Devices
• The Architectural Optimizations of a Low-Complexity and Low-Latency FFT Processor for MIMO-OFDM Communication Systems
• An Optimal Design of 16 Bit ALU
• Analysis of Power Adaptation Techniques Over Beaulieu-Xie Fading Model
• Design and Analysis of Wearable Step-Shaped Sierpinski Fractal Antenna for WBAN Applications
• ASSURE: RTL Locking Against an Untrusted Foundry
• Design of Dynamic Induction Charging Vehicle for Glimpse of Future: Cutting Down the Need for High-Capacity Batteries and Charging Stations
• Performance Analysis of Speck Cipher Using Different Adder Architectures
• A Comparative Analysis of Statistical Model and Spectral Subtractive Speech Enhancement Algorithms
• Dimensionality Reduction Using Principal Component Analysis for Lecture Attendance Management System
• Design and implementation of current mode circuit for digital modulation
• SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator
• A Compact IPD Based on-Chip Bandpass Filter for 5G Radio Applications
• An automated parallel simulation flow for cyber-physical system design
• Conformal Omni Directional Antenna for GPS Applications
• Recognition of Natural and Computer-Generated Images Using Convolutional Neural Network
• SPIDER-based out-of-order execution scheme for Ht-MPSOC
• Fast Encoding Using X-Search Pattern and Coded Block Flag Fast Method
• Design and Simulation of a Dual-Band Radiometer for Humidity and Temperature Profiling
• Voice Controlled IoT Based Grass Cutter Powered by Solar Energy
• Periodic Octagon Split Ring Slot Defected Ground Structure for MIMO Microstrip Antenna
• COPRICSI: COnstraint-PRogrammed Initial Circuit SIzing
• Design of Electronic Instrumentation for Isotope Processing
• Fluid-to-cell assignment and fluid loading on programmable microfluidic devices for bioprotocol execution
• Design and analysis of improved high-speed adaptive filter architectures for ECG signal denoising
• Compact and efficient structure of 8-bit S-box for lightweight cryptography
• Virtually Doped Silicon-on-Insulator Junctionless Transistor for Reduced OFF-State Leakage Current
• Reliability-Driven Voltage Optimization for NCFET-based SRAM Memory Banks
• [HTML][HTML] Design and simulation of high-performance 2: 1 multiplexer based on side-contacted FED
• Special Session–Machine Learning in Test: A Survey of Analog, Digital, Memory, and RF Integrated Circuits
• Enhancement of magnetic coupling and magnetic anisotropy in MTJs with multiple CoFeB/MgO interfaces for high thermal stability
• Nonlinear Circuits and Systems with Memristors: Nonlinear Dynamics and Analogue Computing via the Flux-Charge Analysis Method
• The Vedic Design-Carry Look Ahead (VD-CLA): A Smart and Hardware-Friendly Implementation of the FIR Filter for ECG Signal Denoising
• Information Theory-Based Defense Mechanism Against DDOS Attacks for WSAN
• TxSim: Modeling training of deep neural networks on resistive crossbar systems
• Automated Observability Analysis for Mixed-Signal Circuits
• Silicon-on-nothing electrostatically doped junctionless tunnel field effect transistor (son-ed-jltfet): A short channel effect resilient design
• Fault Detection and Classification in Microgrid Using Wavelet Transform and Artificial Neural Network
• [HTML][HTML] Development of neural networks chip generating driving waveform for electrostatic motor
• Computer Laboratory
• Soft Error Tolerant Circuit Design Using Partitioning-Based Gate Sizing
• Recent Development in Analytical Model for Graphene Field Effect Transistors for RF Circuit Applications
• Phenomenological CNN model of a somatosensory effects
• Reusability and Scalability of an SoC Testbench in Mixed-Signal Verification—The Inevitable Necessity
• Power-and area-optimized high-level synthesis implementation of a digital down converter for software-defined radio applications
• 3–21 GHz broadband and high linearity distributed low noise amplifier
• 64-GHz datapath demonstration for bit-parallel SFQ microprocessors based on a gate-level-pipeline structure
• Resynthesize Technique for Soft Error-Tolerant Design of Combinational Circuits
• FPGA implementations for data encryption and decryption via concurrent and parallel computation: A review
• Vertically integrated computing labs using open-source hardware generators and cloud-hosted FPGAs
• Fast shared-memory streaming multilevel graph partitioning
• Comparison of NMOS and PMOS Input Driving Dynamic Comparator in 45nm Technology
• Hybrid Forecasting Model Based on Nonlinear Auto-Regressive Exogenous Network, Fourier Transform, Self-organizing Map and Pattern Recognition Model for Hour …
• Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency
• Design of Low Power Barrel Shifter Architecture by Using Proposed MUX Based CORDIC in CMOS Logic
• Adaptive filtering algorithms in acoustic echo cancellation: a case study in architecure complexity evaluation
• Performance improvement of elliptic curve cryptography system using low power, high speed 16× 16 Vedic multiplier based on reversible logic
• Density Gradient Study on Junctionless Stack Nano-Sheet with Stack Gate Oxide for Low Power Application
• All-digital built-in self-test scheme for charge-pump phase-locked loops
• FPGA Hardware Acceleration of Soft Error Rate Estimation of Digital Circuits
• Power-aware hold optimization for ASIC physical synthesis
• Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM) Based Ternary Combinational Logic Circuits
• New LMI Criterion to the Robust Stability of Discrete-Time Systems with Time-Varying Delays and Generalized Overflow Nonlinearities
• A dual-mode successive approximation register analog to digital converter to detect malicious off-chip power noise measurement attacks
• FPGA Design of SAR Type ADC Based Analog Input Module for Industrial Applications
• Secure energy efficient network priority routing protocol for effective data collection and key management in dynamic WSNs
• A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture
• Monolithic 3D stacked multiply-accumulate units
• Guidance-based improved depth upsampling with better initial estimate
• Circuit and system-level aspects of phase change memory
• An Active, Low-Power, 10Gbps, Current-based Transimpedance Amplifier in a Broadband Optical Receiver Front-End
• Conception de deux points mémoire statiques CMOS durcis contre l’effet des aléas logiques provoqués par l’environnement radiatif spatial
• Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM) Based Ternary Combinational Logic Circuits. Electronics 2021, 10 …
• A CMOS-integrated compute-in-memory macro based on resistive random-access memory for AI edge devices
• Design and Fabrication of a Polymer Microring Resonator: Polymer Microring Resonator
• Design for Testability of Low Dropout Regulators
• Magnonic band structure in CoFeB/Ta/NiFe meander-shaped magnetic bilayers
• Novel Circuit Model of Multi-walled CNT Bundle Interconnects Using Multi-valued Ternary Logic
• Higher-order Network Analysis Takes Off, Fueled by Classical Ideas and New Data
• High-Level Synthesis of Custom DSP Blocks using Distributed Arithmetic
• Enhancement-Mode Atomic-Layer-Deposited In2O3 Transistors With Maximum Drain Current of 2.2 A/mm at Drain Voltage of 0.7 V by Low-Temperature Annealing …
• Design of High-Speed Binary Counter Architecture for Low-Power Applications
• A Systematic Review on an Embedded Web Server Architecture
• Build-in compact and efficient temperature sensor array on field programmable gate array
• SAIF: Automated Asset Identification for Security Verification at the Register Transfer Level
• Low power, high-performance reversible logic enabled CNTFET SRAM cell with improved stability
• Design and Verification of Advanced Microcontroller Bus Architecture-Advanced Peripheral Bus (AMBA-APB) Protocol
• A Reconfigurable Architecture to Implement Linear Transforms of Image Processing Applications
• Etude du bruit électrique en 1/f et des fluctuations RTS aux basses fréquences dans le transistor MOS submicronique
• sonal communication, June 16, 1994.
• In-memory realization of SHA-2 using ReVAMP architecture
• Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM
• Design and validation of an artificial neural network based on analog circuits
• Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor
• The past and future of multi-gate field-effect transistors: Process challenges and reliability issues
• A 96-MB 3D-Stacked SRAM Using Inductive Coupling With 0.4-V Transmitter, Termination Scheme and 12: 1 SerDes in 40-nm CMOS……………….. K. Shiba …
• [HTML][HTML] A Survey on Application Specific Processor Architectures for Digital Hearing Aids
• A Review on Performance Evaluation of Different Low Power SRAM Cells in Nano-Scale Era
• Multilevel Hypergraph Partitioning with Vertex Weights Revisited
• [HTML][HTML] The involution tool for accurate digital timing and power analysis
• Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency. Electronics 2021, 10, 71
• Memristor based high speed and low power consumption memory design using deep search method
• Comparative Analysis of Adder for Various CMOS Technologies
• Design of Parallel Sorting System Using Discrete-Time Neural Circuit Model
• Via-Minimization-Oriented Region Routing Under Length-Matching Constraints in Rapid Single-Flux-Quantum Circuits
• Process Variation-Aware Soft Error Rate Estimation Method for Integrated Circuits
• Global placement with deep learning-enabled explicit routability optimization
• Microcomputer Application in Motion Control
• Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
• Capacitance-to-Digital Converter for Operation under Uncertain Harvested Voltage down to 0.3 V with No Trimming, Reference and Voltage Regulation
• Mixed-radix, virtually scaling-free CORDIC algorithm based rotator for DSP applications
• A Theoretical Study of Design Rewiring Using ATPG
• FPGA Implementation of Bio-inspired Computing Based Deep Learning Model
• Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators
• Employing the Empirical Mode Decomposition to Denoise the Random Telegraph Noise
• Dependence of metal gate work function variation for various ferroelectric thickness on electrical parameters in NC-FinFET
• [HTML][HTML] A comparison of modeling approaches for current transport in polysilicon-channel nanowire and macaroni GAA MOSFETs
• Electronically tunable third-order dual-mode quadrature sinusoidal oscillators employing VDCCs and all grounded components
• FPGA Implementation of Radix-4-Based Two-Dimensional FFT with and Without Pipelining Using Efficient Data Reordering Scheme
• TRENDS IN DISTRIBUTED OBJECT COM-PUTING
• Designing a New 4: 2 compressor using an efficient multi-layer full-adder based on nanoscale quantum-Dot cellular automata
• Introduction to Dual Mode Logic (DML)
• 3-D IC: An Overview of Technologies, Design Methodology, and Test Strategies
• A Novel Plaintext-Related Color Image Encryption Scheme Based on Cellular Neural Network and Chen’s Chaotic System
• Spatial Coverage of FM Radio Signal Variation Measurement and Comparison of two Major Radio Stations within Akwa Ibom State
• Fabrication and selective wet etching of Si0. 2Ge0. 8/Ge multilayer for Si0. 2Ge0. 8 channel gate-all-around MOSFETs
• High-performance area-efficient polynomial ring processor for CRYSTALS-Kyber on FPGAs
• Dynamic workload allocation for edge computing
• Non-volatile memory behavior of interfacial InOx layer in InAs nano-wire field-effect transistor for neuromorphic application
• A Case Study on FPGA Implementation of Parts Counting Orientation Recognition Method for Industrial Vision System
• A Survey of FIR Filter Design Techniques: Low-complexity, Narrow Transition-band and Variable Bandwidth
• A low-power dynamic ternary full adder using carbon nanotube field-effect transistors
• Design and analysis of (5, 10) regular LDPC encoder using MRP technique
• Low-Voltage DML
• Efficient Ternary Compressor Design Using Capacitive Threshold Logic in CNTFET Technology
• Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications
• Performance Efficient Floating-Point Multiplication Using Unified Adder–Subtractor-Based Karatsuba Algorithm
• High-speed programmable photonic circuits in a cryogenically compatible, visible-NIR 200 mm CMOS architecture
• S ntese de Alto N vel de Protocolos para a Abordagem IP sobre ATM
• A Systematic Review of Approximate Adders: Accuracy and Performance Analysis
• Evaluation of low power consumption network on chip routing architecture
• Tiny robots and sensors need tiny batteries—here’s how to do it
• Planarized Nb 4-Layer Fabrication Process for Superconducting Integrated Circuits and Its Fabricated Device Evaluation
• Efficient FPGA architecture of optimized Haar wavelet transform for image and video processing applications
• Gradual magnetization switching via domain nucleation driven by spin–orbit torque
• TEM studies during development of a 4-megabit DRAM
• Circuit Design Using Genetic Programming: An Illustrative Study
• Machine Learning for Electronic Design Automation: A Survey
• Design optimization of sub-5 nm node nanosheet field effect transistors to minimize self-heating effects
• Suppression of ambipolar behavior and simultaneous improvement in RF performance of gate-overlap tunnel field effect transistor (GOTFET) devices
• Analysis on High-Performance Full Adders
• Features of Organizing the Process of Designing Radar Microcircuits
• Magnetoresistive Circuits and Systems: Embedded Non-Volatile Memory to Crossbar Arrays
• On the role of system software in energy management of neuromorphic computing
• Introduction to nanowires: types, proprieties, and application of nanowires
• Unveiling the impact of the bias dependent charge neutrality point on graphene based multi transistor applications
• True Random Number Generation using Latency Variations of Commercial MRAM Chips
• Online Test Strategies and Optimizations for Reliable Reconfigurable Architectures
• Impact of the SiO2 interface layer on the crystallographic texture of ferroelectric hafnium oxide
• Voltage-gate assisted spin-orbit torque magnetic random access memory for high-density and low-power embedded application
• 1 A Programmable Neural-Network Inference Accelerator Based on Scalable In-Memory Computing
• Shift Left Trends for Design Convergence in SOC: An EDA Perspective
• Domain wall mobility engineering by a perpendicular magnetic field in microwires with a gradient of perpendicular anisotropy
• Characterization of QUBO reformulations for the maximum -colorable subgraph problem
• State of charge estimation of lithium batteries in electric vehicles using IndRNN
• Design of AES-Based Encryption Chip for IoT Security
• A 15-bit, 5 MSPS SAR ADC with on-chip digital calibration
• Optimization of Low Power LNA Using PSO for UWB Application
• Amorphous InGaZnO Thin-Film Transistors With Sub-10-nm Channel Thickness and Ultrascaled Channel Length
• Digital Implementation of Sigmoid Function in Artificial Neural Network Using VHDL
• Performance Analysis for Tri-Gate Junction-Less FET by Employing Trioxide and Rectangular Core Shell (RCS) Architecture
• Design of dopingless GaN nanowire FET with Low ‘Q’for high switching and RF applications
• Circuit Design for Non-volatile Magnetic Memory
• Post-Moore Memory Technology: Sneak Path Current (SPC) Phenomena on RRAM Crossbar Array and Solutions
• An Energy-Efficient UWB Transmitter with Wireless Injection Locking for RF Energy-Harvesting Sensors
• A Novel Structure and Operation Scheme of Vertical Channel NAND Flash with Ferroelectric Memory for Multi String Operations
• Approximate Multipliers Using Bio-Inspired Algorithm
• Fault-Tolerant Implementation of Quantum Arithmetic and Logical Unit (QALU) Using Clifford+T-Group
• WADE: A Web-based Automated electronic Design Environment
• Hybrid memristor-CMOS implementation of logic gates design using LTSpice.
• Towards Scalable Spectral Embedding and Data Visualization via Spectral Coarsening
• Half-Select Disturb-Free 10T Tunnel FET SRAM Cell with Improved Noise Margin and Low Power Consumption
• Impact of Trapped-Charge Variations on Scaled Ferroelectric FET Nonvolatile Memories
• A 4-GS/s 10-ENOB 75-mW ringamp ADC in 16-nm CMOS with background monitoring of distortion
• Realization with fabrication of double-gate MOSFET based buck regulator
• Two-dimensional transistors with reconfigurable polarities for secure circuits
• A NEW DESIGN OF TANGENT HYPERBOLIC FUNCTION GENERATOR WITH APPLICATION TO THE NEURAL NETWORK IMPLEMENTATIONS
• A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS
• Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores
• Electromigration in solder joints: A cross-sectioned model system for real-time observation
• Design of Soft-Error-Aware SRAM With Multi-Node Upset Recovery for Aerospace Applications
• M3DSSD: Monocular 3D single stage object detector
• A ring oscillator with very low phase noise and wide frequency range using carbon nanotube technology for PLL applications
• Towards Next Generation Robust Cryptosystems
• Design and FPGA Synthesis of an Efficient Synchronous Counter with Clock-Gating Techniques
• Layout dependence of total-ionizing-dose response in 65-nm bulk Si pMOSFET
• Soft-error resilient read decoupled SRAM with multi-node upset recovery for space applications
• On-Fly-TOD: an efficient mechanism for crosstalk fault reduction in WNoC
• Experimental Examination of Component-Differentially-Challenged XOR PUF Circuits
• Implementation of Neuro-Memristive Synapse for Long-and Short-Term Bio-Synaptic Plasticity
• BiFeO3 clad modified fiber optic gas sensor for room temperature applications
• AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs
• Macrolide Biosensor Optimization through Cellular Substrate Sequestration
• A design towards an energy-efficient and lightweight data security model in Fog Networks
• Security of Neural Networks from Hardware Perspective: A Survey and Beyond
• An Empirical Study of the Reliability of High-Level Synthesis Tools
• Design of low-power coupled chopper instrumentation amplifier using pin pong ripple reduction for biomedical applications
• Low Powered Self-Testable ALU
• Nanopower multiple-input DTMOS OTA and its applications to high-order filters for biomedical systems
• EM Lifetime Constrained Optimization for Multi-Segment Power Grid Networks
• Approximate Array Multipliers
• Linear k-arboricity of Caylay graphs on Abelian groups with given degree
• ObfusX: routing obfuscation with explanatory analysis of a machine learning attack
• FPGA-based architecture for bi-cubic interpolation: the best trade-off between precision and hardware resource consumption
• Hardware Verification: Theory and Practice
• Decomposition Methods of FSM Implementation
• Word Length Selection Method for HIL power converter models
• Review on performance analysis of P3HT: PCBM-based bulk heterojunction organic solar cells
• Silico-Algorithmes et Arithm etique des Ordinateurs
• Post-Moore Memory Technology: Sneak Path Current (SPC) Phenomena on RRAM Crossbar Array and Solutions. Micromachines 2021, 12, 50
• On the Design of a Fault-Tolerant Scalable Three Dimensional NoC-Based Digital Neuromorphic System With On-Chip Learning
• Electric Propulsion Methods for Small Satellites: A Review
• Multi-Ferroic Properties on BiFeO3/BaTiO3 Multi-Layer Thin-Film Structures with the Strong Magneto-Electric Effect for the Application of Magneto-Electric Devices
• A Systematic Review on Various Types of Full Adders
• Superconducting neural networks with disordered Josephson junction array synaptic networks and leaky integrate-and-fire loop neurons
• Benchmarking Machine Learning: How Fast Can Your Algorithms Go?
• Optimization of zero-level interlayer dielectric materials for gate-all-around silicon nanowire channel fabrication in a replacement metal gate process
• Multilevel Acyclic Hypergraph Partitioning*
• Robust circuit implementation of 4-bit 4-tube CNFET based ALU at 16-nm technology node
• Process validation test of CNTFET using Stanford model
• Energy-aware routing considering load balancing for SDN: a minimum graph-based Ant Colony Optimization
• Traffic sign detection optimization using color and shape segmentation as pre-processing system
• Neuromorphic vision sensors: Principle, progress and perspectives
• Binary Decision Diagrams
• [HTML][HTML] Fast simulations of highly-connected spiking cortical models using GPUs
• Dual Mode Logic in FD-SOI Technology
• Spin–orbit torque and Dzyaloshinskii–Moriya interaction in perpendicularly magnetized heterostructures with iridium
• On the Origin of Wake-Up and Antiferroelectric-Like Behavior in Ferroelectric Hafnium Oxide
• Website Development for Trading Between Farmers and Government
• Modeling and experimental analysis of an internally-cooled vapor chamber
• Logic Synthesis of Sequential Logic Circuits for Adiabatic Quantum-Flux-Parametron Logic
• Further stability analysis of neutral-type Cohen-Grossberg neural networks with multiple delays
• Perspective on ferroelectric, hafnium oxide based transistors for digital beyond von-Neumann computing
• Verilog Implementation of Biometric-Based Transmission of Fused Images Using Data Encryption Standards Algorithm
• Learned smartphone isp on mobile npus with deep learning, mobile ai 2021 challenge: Report
• Domain wall-magnetic tunnel junction spin–orbit torque devices and circuits for in-memory computing
• Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node
• Enhancing Security and Trust of IoT Devices–Internet of Secured Things (IoST)
• Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
• DML Energy-Delay Tradeoffs and Optimization
• Analysis and Design of On-Chip RF Interconnect Line for Wideband True-Time Delay Line Application
• RECON: Resource-efficient CORDIC-based neuron architecture
• A compensation textures dehazing method for water alike area
• An Efficient Hardware Architecture for Deblocking Filter in HEVC
• Toward novel designs of reversible ternary 6: 2 Compressor using efficient reversible ternary full-adders
• 3D-aCortex: An ultra-compact energy-efficient neurocomputing platform based on commercial 3D-NAND flash memories
• Study and Implementation of Ladder Logic Conversion to VHDL for Field Programmable Gate Array (FPGA)-Based Programmable Logic Controllers (PLC)
• Enhanced Lubrication Ability of Polyalphaolefin and Polypropylene Glycol by COOH-Functionalized Multiwalled Carbon Nanotubes as an Additive
• A reliable, multi-bit error tolerant 11T SRAM memory design for wireless sensor nodes
• [HTML][HTML] Mathematical optimization approach for facility layout on several rows
• Mobility enhancement techniques for Ge and GeSn MOSFETs
• Towards the development of backing layer for piezoelectric micromachined ultrasound transducers
• EN SYNTHESE D’ARCHITECTURE
• Implementation of Autoencoders with Systolic Arrays through OpenCL
• Ultra-high-performance magnetic nonvolatile level converter flip-flop with spin-hall assistance for dual-supply systems with power gating architecture
• Adaptive Deconvolution-based stereo matching Net for Local Stereo Matching
• Investigation of thick GaAs: Cr pixel sensors for X-ray imaging applications
• Damage in silicon after reactive ion etching
• Unraveling the optical contrast in Sb2Te and AgInSbTe phase-change materials
• Emerging technologies and the security of western Europe
• An overview of biological applications and fundamentals of new inlet and vacuum ionization technologies
• Realization of a self-powered ZnSnO MSM UV photodetector that uses surface state controlled photovoltaic effect
• Ultra-Low Power and High-Throughput SRAM Design to Enhance AI Computing Ability in Autonomous Vehicles
• Lowering the Schottky Barrier Height by Titanium Contact for High-Drain Current in Mono-layer MoS 2 Transistor
• Power-Oriented Monitoring of Clock Signals in FPGA Systems for Critical Application
• On the crossing numbers of join products of W_ {4}+ P_ {n} and W_ {4}+ C_ {n}
• A Crystal-Less BLE Transmitter With Clock Recovery From GFSK-Modulated BLE Packets
• Visibilidade em Poligonos utilizando algoritmos paralelos
• Um Protocolo SR ARQ Ponto-a-Multiponto com Reconhecimento Acumulativo para Comunica cões a Altas Velocidades
• Deep-Learning Assisted Compact Modeling of Nanoscale Transistor
• Proposed pipeline clocking scheme for microarchitecture data propagation delay minimization
• Ultralow-loss silicon nitride waveguides for nonlinear optics
• [HTML][HTML] Benchmarking monolayer MoS 2 and WS 2 field-effect transistors
• Phase Change Random Access Memory for Neuro-Inspired Computing
• Security of Emerging Memory Chips
• Study on Power Minimization techniques in SAR ADC Devices by Using Comparators Circuits
• Built-In Self-Test (BIST) Methods for MEMS: A Review
• AXON: NETWORK VIRTUAL STORAGE DESIGNz
• IOT-HARPSECA: A Secure Design and Development System of Roadmap for Devices and Technologies in IOT Space
• [HTML][HTML] High performance IIR filter implementation on FPGA
• Terrestrial precise positioning system using carrier phase from burst signals and optically distributed time and frequency reference
• Generation of Pseudorandom Sequence Using Regula-Falsi Method
• A fractional-order CNN hyperchaotic system for image encryption algorithm
• Genfloor: Interactive generative space layout system via encoded tree graphs
• Our Perspectives
• Transformations of Rectangular Dualizable Graphs
• High-speed CMOS-compatible III-V on Si membrane photodetectors
• Configurable DSI partitioned approximate multiplier
• Stacking faults and precipitates in annealed and co-sputtered C49 TiSi2 films
• Trading-o Power versus Area through a Parameterizable Model for Virtual Memory Manage
• Reconfigurable Carry Look-Ahead Adder Trading Accuracy for Energy Efficiency
• Internet Rescue Robots for Disaster Management [J]
• Reliable advanced encryption standard hardware implementation: 32-bit and 64-bit data-paths
• A new opportunity for the emerging tellurium semiconductor: resistive switching device implementation
• [HTML][HTML] Simulation and experimental verification of modified sinusoidal pulse width modulation technique for torque ripple attenuation in Brushless DC motor drive
• Ordered Binary Decision Diagrams, Gaussian Elimination and Graph Theory
• Monitor Circuits for Cross-Layer Resiliency
• TSV Fault Contactless Testing Method Based on Group Delay
• [HTML][HTML] An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation
• EBIC diffusion length of dislocated silicon
• A 1-MS/s to 1-GS/s ringamp-based pipelined ADC with fully dynamic reference regulation and stochastic scope-on-chip background monitoring in 16 nm
• A 1.93-pJ/Bit PCI Express Gen4 PHY Transmitter with On-Chip Supply Regulators in 28 nm CMOS
• Influence of High-Pressure Annealing Conditions on Ferroelectric and Interfacial Properties of Zr-Rich Hf?Zr1??O2Capacitors
• Fault-based Built-in Self-test and Evaluation of Phase Locked Loops
• Field-programmable gate arrays in a low power vision system
• On undirected two-commodity integral flow, disjoint paths and strict terminal connection problems
• Scheduling Conditional Nested Loops in a Resource Constrained ASIC Design
• Reliability-Aware Multipath Routing of Time-Triggered Traffic in Time-Sensitive Networks
• Time-domain computing in memory using spintronics for energy-efficient convolutional neural network
• End-to-End Data Architecture Considerations for IoT
• Covering problem on fuzzy graphs and its application in disaster management system
• A Time-Frequency Measurement and Evaluation Approach for Body Channel Characteristics in Galvanic Coupling Intrabody Communication
• Crosstalk minimization in network on chip (NoC) links with dual binary weighted code CODEC
• A physical model for bulk gate insulator trap generation during bias-temperature stress in differently processed p-channel FETs
• On the capabilities of Cellular Automata-based MapReduce model in Industry 4.0
• Rail-to-rail dynamic voltage comparator scalable down to pw-range power and 0.15-v supply
• In situ microsectioning and imaging of semiconductor devices using a scanning ion microscope
• Estimation Probabiliste des Ressources, pour la synth ese d’Architectures
• Improved design debugging architecture using low power serial communication protocols for signal processing applications
• An enhanced cost-aware mapping algorithm based on improved shuffled frog leaping in network on chips
• Single Event Transient (SET) Mitigation Circuits With Immune Leaf Nodes
• A Period-Aware Routing Method for IEEE 802.1 Qbv TSN Networks
• Special session: Reliability analysis for ML/AI hardware
• The Japanese fifth generation computing project: curricular applications
• Proposal for ultrafast all-optical pseudo random binary sequence generator using microring resonator-based switches
• Hardware/Software Codesign for Energy Efficiency and Robustness: From Error-Tolerant Computing to Approximate Computing
• TAAL: tampering attack on any key-based logic locked circuits
• Hardware Trojan Prevention and Detection by Filling Unused Space Using Shift registers, Gate-chain and Extra Routing.
• Quiet 2-Level Adiabatic Logic
• Towards a DML Library Characterization and Design with Standard Flow
• Sedenionic formulation for the field equations of multifluid plasma
• Design and analysis of double-gate junctionless vertical TFET for gas sensing applications
• Shared-Memory n-level Hypergraph Partitioning
• An Improved Adaptive Genetic Algorithm for Two-Dimensional Rectangular Packing Problem
• [HTML][HTML] Neuromorphic model of reflex for realtime human-like compliant control of prosthetic hand
• Memory applications from 2D materials
• Fast multipole method for 3-D Laplace equation in layered media
• Dielectric spectroscopy and electrical conductivity measurements of a series of orthoconic antiferroelectric liquid crystalline esters
• The unified modeling language reference manual
• Design of a 2–30 GHz Low-Noise Amplifier: A Review
• Compact Modeling of Multidomain Ferroelectric FETs: Charge Trapping, Channel Percolation, and Nucleation-Growth Domain Dynamics
• Early Detection of Prediabetes and T2DM Using Wearable Sensors and Internet-of-Things-Based Monitoring Applications
• Road surface detection and differentiation considering surface damages
• Deep learning-based feature extraction and optimizing pattern matching for intrusion detection using finite state machine
• 2 An EM/Power SCA-Resilient AES-256 with Synthesizable Signature Attenuation Using Digital-Friendly Current Source and RO-Bleed-Based Integrated Local …
• Uniform Crystal Formation and Electrical Variability Reduction in Hafnium-Oxide-Based Ferroelectric Memory by Thermal Engineering
• REVIEW ON RUDIMENTS OF DIGITAL IMAGE PROCESSING
• Computer simulation of X-ray topographs of curved silicon crystals
• The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges
• Detecting Signature of Virus Using Metamaterial-Based One-Dimensional Multi-layer Photonic Crystal Structure Under Polarized Incidence
• A DTMOS-based power efficient recycling folded cascode operational transconductance amplifier
• Block coordinate descent based algorithm for computational complexity reduction in multichannel active noise control system
• RRAM-Based Neuromorphic Computing Systems
• analysis and Simulation of Schottky tunneling using Schottky barrier FET with 2-D analytical modeling
• Investigation of Multiple-valued Logic Technologies for Beyond-binary Era
• Structure and substructure connectivity of alternating group graphs
• Power and area efficient stochastic artificial neural networks using spin–orbit torque-based true random number generator
• Improvised hierarchy of Floating Point Multiplication using 5: 3 Compressor
• Research on digital image watermark encryption based on hyperchaos
• Calibration of WLI Lateral Indication Error with 2D Micro/Nano Pitch Standard
• Implementation of Autoencoders with Systolic Arrays through OpenCL. Electronics 2021, 10, 70
• State-of-the-Art TFET Devices
• 1 A 6.2 GHz Single Ended Current Sense Amplifier (CSA) Based Compileable 8T SRAM in 7nm FinFET Technology
• Resilient and Secure Hardware Devices Using ASL
• 6 A 5-to-6GHz Current-Mode Subharmonic Switching Digital Power Amplifier for Enhancing Power Back-Off Efficiency
• Comparative Analysis of Rapid Single Flux Quantum (RSFQ) Circuit Technique Multipliers
• BiCoSS: toward large-scale cognition brain with multigranular neuromorphic architecture
• Analysis of subthreshold swing in junctionless double gate MOSFET using stacked high-k gate oxide.
• TAN modelling of HH-shape microstrip interconnect tree
• Improving efficiency in neural network accelerator using operands hamming distance optimization
• Thickness of the subgroup intersection graph of a finite group [J]
• A 189×600 Back-Illuminated Stacked SPAD Direct Time-of-Flight Depth Sensor for Automotive LiDAR Systems
• A Fully Integrated 2.7 µW-70.2 dBm-Sensitivity Wake-Up Receiver with Charge-Domain Analog Front-End,-16.5 dB-SIR, FEC and Cryptographic Checksum
• Learning complexity of simulated annealing
• General Efficient TMR for Combinational Circuit Hardening Against Soft Errors and Improved Multi-Objective Optimization Framework
• High Current Density in Monolayer MoS2 Doped by AlOx
• A general semantics for logics of affirmation and negation
• Symmetric-Mapping LUT-Based Method and Architecture for Computing XY-Like Functions
• Modelling and Design of 5T, 6T and 7T SRAM Cell Using Deep Submicron CMOS Technology
• [HTML][HTML] Coupled VO2 oscillators circuit as analog first layer filter in convolutional neural networks
• Design of CMOS 6T and 8T SRAM for Memory Applications
• Brain-inspired golden chip free hardware trojan detection
• S ntese L ogica do Protocolo IPv6: Resultado de uma Metodologia visando o Projeto de Protocolos em Hardware
• Influence of exposure energy and heat treatment conditions on through-glass via metallization of photoetchable glass interposers
• A 0.8 V multimode vision sensor for motion and saliency detection with ping-pong PWM pixel
• Machine Learning for Statistical Modeling: The Case of Perpendicular Spin-Transfer-Torque Random Access Memory
• A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7 TOPS/W for Tiny AI Edge Devices
• Electron beam induced artefact during TEM and Auger analysis of multilayer dielectrics
• Binary precision neural network manycore accelerator
• Deep learning-driven simultaneous layout decomposition and mask optimization

Computer Science Research Topics – MS PhD

Related Posts:

• VLSI Design MCQs
• How many transistors are in LSI, VLSI, ULSI?
• information visualization Research Topics Ideas [MS PhD]
• Molecular Computing Research Topics Ideas [MS PhD]
• Software Security Research Topics Ideas [MS PhD]
• Stochastic Networks Research Topics Ideas [MS PhD]

You must be logged in to post a comment.

Emerging VLSI Trends in 2023

• by Maven Silicon
• July 19, 2023
• 3 minutes read
• 10737 Views

Looking for the latest VLSI trends and VLSI jobs in 2023? Maven Silicon, a leading VLSI training institute, is here to guide you. VLSI is revolutionizing industries with its ability to integrate millions of transistors onto a single chip. In this blog post, we’ll explore the emerging VLSI trends in 2023 that are shaping the future and highlight the exciting job openings in this field. Discover the benefits of pursuing a career in VLSI and how Maven Silicon can help you kick-start your journey.

VLSI Application & Trends in 2023

The applications of VLSI span across various industries, including telecommunications, automotive, healthcare, and artificial intelligence. As we move into 2023, several VLSI trends are making waves:

AI-driven VLSI

Artificial Intelligence (AI) has merged with VLSI, opening up endless possibilities. AI-driven VLSI solutions have gained significant traction in industries like autonomous vehicles, robotics, smart homes, and beyond. The integration of AI algorithms directly into VLSI chips allows for the real-time processing of massive amounts of data, leading to intelligent decision-making and unprecedented levels of efficiency. This trend empowers autonomous vehicles to analyze complex surroundings, robots to navigate dynamically changing environments, and smart homes to adapt to residents’ preferences seamlessly. The synergy between AI and VLSI has propelled us toward a new era of intelligent and responsive technologies.

IoT and VLSI

The Internet of Things (IoT) revolution is in full swing, and VLSI plays a pivotal role in shaping this interconnected ecosystem. Emerging trends in VLSI focus on designing chips optimized for IoT-enabled devices, ensuring efficient data communication, low power consumption, and enhanced security. These specialized VLSI chips enable IoT devices to communicate seamlessly over the internet, exchanging data with other devices and cloud services. Moreover, with advancements in low-power design techniques, IoT devices can operate for extended periods on battery power, making them more practical and environmentally friendly. VLSI’s contribution to IoT is driving the proliferation of smart homes, smart cities, and industrial automation, transforming the way we interact with our surroundings.

Edge Computing and VLSI

Edge computing has emerged as a game-changer in handling real-time data processing and analysis. VLSI’s role in this trend is crucial, as it enables the development of high-performance, energy-efficient chips tailored for edge devices. By processing data locally at the edge, these VLSI chips significantly reduce latency and response times, making them ideal for applications that demand immediate results. Edge devices, such as sensors and cameras, benefit from low-power VLSI solutions that allow for prolonged operation without compromising performance. The combination of edge computing and VLSI has unlocked a new realm of possibilities, from responsive AI applications to smart infrastructure like traffic management and environmental monitoring.

Benefits of VLSI

Exciting and challenging work.

The field of VLSI indeed provides a dynamic and intellectually stimulating work environment for engineers and professionals. As a VLSI engineer, you get the opportunity to be at the forefront of designing complex integrated circuits that power a wide range of electronic devices, from smartphones and computers to IoT devices and automotive electronics.

Also read: Why VLSI is Used?

Lucrative Job Opportunities

The demand for VLSI professionals is on the rise, making it a highly sought-after field with numerous job opportunities across various industries. As technology continues to advance and electronic devices become an integral part of our lives, the need for skilled VLSI engineers has grown significantly.

Positions such as VLSI Design Engineer, Verification Engineer, and Physical Design Engineer are in high demand. VLSI Design Engineers are responsible for designing and architecting integrated circuits, while Verification Engineers focus on validating and testing chip designs. Physical Design Engineers, on the other hand, play a crucial role in implementing the circuit layout to optimize performance and power consumption.

Also read: Skills required to become a VLSI engineer?

Job Openings

If you’re eager to embark on a VLSI career, numerous job openings await you. Maven Silicon is renowned for its VLSI training with 100% placement assistance. Explore exciting roles like VLSI Design Engineer, Verification Engineer, Physical Design Engineer, FPGA Engineer, and Analog/Mixed-Signal Design Engineer.

Also read: Salary of VLSI Engineers in India

As we step into 2023, the world of VLSI presents abundant opportunities. Stay updated with the latest VLSI trends, leverage the benefits of this field, and secure a rewarding career in VLSI. Maven Silicon can equip you with the necessary skills to excel in the ever-evolving VLSI landscape. Start your journey towards a successful VLSI career today with our job-oriented courses .

Share This Post:

[…] Discover the emerging VLSI trends in 2023, from groundbreaking innovations to cutting-edge advancements. Stay ahead in the world of technology.  […]

Comments are closed.

Related Post

What is a False Path in VLSI?

What is a Standard Cell in VLSI?

What is iR drop in VLSI?

Refer your friends to Maven, you'll get 20% off once they enroll in out course.

Your friends name

Your friends email id

Have Doubts?

Why should i do vlsi training.

All the Integrated Chips we use in mobiles, TVs, computers, satellites, and automobiles, etc. are designed with VLSI technology. Hence, there is a huge scope and growth in the VLSI Industry and it is full of job opportunities. Since there is a huge gap between what the college education offers and the industry expectation, it is recommended to go for the VLSI training which bridges that gap and gives you a great hands-on experience.

What is chip designing?

Steps involved in Chip design Chip’s architecture: Create circuit designs, Run simulations, Supervise layout, Tape out the chip to the foundry and Evaluate the prototype once the chip comes back from the laboratory. Chip designers work to make faster, cheaper and more innovative chips that can automate parts or the entire function of electronic devices. A chip design engineer’s job involves architecture, logic design, circuit design and physical design of the chip, testing, and verification of the final product.

Is VLSI a good career?

VLSI is a very good domain to build a career with a huge number of opportunities. There is a demand for chips in every sector, be it automobiles, consumer electronics or high-end servers. You should have good command on Verilog, SystemVerilog, and UVM to start your career as VLSI Design or VLSI Verification Engineer

What is the eligibility for VLSI Chip Designing Courses?

The undergraduates, graduates, or postgraduates from below streams can take up VLSI Chip Design Course and make a career in VLSI Industry. BE/BTech in EEE/ECE/TE or ME/MTech/MS in Electronics/MSc Electronics

To join the industry as a VLSI verification engineer, you must have hands-on experience of below topics: SystemVerilog, Universal Verification Methodologies UVM, Assertion based Verification SVA

Maven Silicon provides the best quality VLSI training through a variety of design and verification courses to suit your need and demand. We offer online VLSI courses, Job-oriented fulltime and Blended VLSI courses, Internship programs, part time courses and corporate training.Explore our offerings at https://www.maven-silicon.com/

Every course has a different admission procedure: 1. For Advanced VLSI Design and Verification course at Maven Silicon, you can apply while you are in the final semester, graduation or post-graduation. 2. For the Internship program, you can apply in your pre-final/final year. Advise you to book your seats in advance, pertaining to limited admissions and increased demand. 3. You can subscribe to our online courses directly from our elearn portal https://elearn.maven-silicon.com/ You can apply for our Online, Job-oriented, Part-time and Corporate courses on https://www.maven-silicon.com/application

We do have an entrance exam for our job-oriented courses VLSI RN and VLSI VM. After you meet the eligibility criteria you have to undergo an Online Entrance Test which would check you on the concepts of Basic Electronics and Digital Electronics. Post scoring 60% in this test, you are processed for the technical interview with our technical experts. Based on your performance during the interview, you will be selected for the Advanced VLSI Design and Verification course. For our online VLSI courses, we do not have any entrance exams. You can directly subscribe the courses from our elearn portal https://elearn.maven-silicon.com/

Yes, we do provide the scholarship on our job-oriented courses VLSI RN and VLSI VM based on your performance in the technical interview. To excel in the Online entrance test and the technical interview, we suggest you take our Online Digital electronics course at https://elearn.maven-silicon.com/digital-electronics This online Digital electronics course will help you to learn and refresh the complete fundamentals of digital electronics, highly needed for any VLSI course. Contact us for more details.

We provide 100% placement assistance with our job-oriented course until you get placed. You can refer the link for the placement updates and know more about our hiring partners: https://www.maven-silicon.com/placement

VLSI Frontend course imparts training in the Design and Verification of a chip which mostly includes RTL(Register Transfer Level) coding using either VHDL/Verilog/SystemVerilog and the verification of the DUT(can be an IP or SOC) by building verification Environment or Testbench using SystemVerilog/UVM/.You also learn to meet the timing constraints of the chip using STA(Static Timing Analysis) and Synthesizing the design using synthesizable constructs. The maximum number of VLSI job opportunities are available in the Verification segment. Backend courses mostly deal with the physical design part of the chip which includes Floorplan, Map, Place and route and DFT and ATPG scan insertion and checks for the flip flops. It also includes the physical verification part of the chip, memory characterization, analog layout, and design.

Yes. VLSI is a high growth domain with huge job opportunities. Electronics is the basic knowledge required to get into the VLSI industry. Engineers with Electronics background can enter into VLSI Industry easily. The VLSI Course is helpful for ECE/EEE students to learn and build up the skill set as per the Industry requirement to enter the Chip/IC Design and Verification Domain.

Inexpensive courses with the utmost quality are our unique selling points. You can explore our courses at https://elearn.maven-silicon.com/

We help you with support material to enhance your basic knowledge of Digital electronics and perform your best. Our online Digital electronics course will help you to learn and refresh the complete fundamentals of digital electronics, which are highly needed for any VLSI course. Contact us for more details.

We do have online VLSI courses for engineers like you. You can start learning with our hands-on online VLSI courses which comes with labs, project, reference material. We also connect with live Q&A, doubt clarification sessions and Whatsapp support group. Click here to explore and subscribe https://elearn.maven-silicon.com/ . If you are looking for online VLSI course with Placement support, then you refer our Blended VLSI learning program at https://www.maven-silicon.com/blended-vlsi-design-asic-verification

We always encourage you to join the course along with friends because it motivates you to learn and finish the course at a fast pace. Contact us to know about group discount options.

Yes. It is good to start early. You can explore and subscribe to our online VLSI design methodologies course or our Internship Program. It is a front-end VLSI course that imparts the VLSI Design Flow, Digital Design and RTL programming using Verilog HDL. After completing the online VLSI DM course/Internship Program, you can easily crack college campus interviews or you can also take up our Advanced ASIC Verification course with 100% placement assistance and can avail up to 100% scholarship based on your grades in our Online VLSI Design Course and the scores of technical interview with our experts.

Yes, we have part-time/Weekend VLSI courses for working professionals. They are specially designed to help you strike a balance between your job and learning. Explore VLSI DM and VM part-time course under Part-time VLSI course in Program offerings at our website https://www.maven-silicon.com/systemverilog-uvm-functional-verification-course

Our Job oriented VLSI courses are highly effective and rigorous programs and follow a continuous evaluation scheme. Candidates are evaluated in the courses through lab reports, project reports, practice tests, assignments, technical presentations, and mock interviews. We also have an evaluation program in our Online VLSI courses through quizzes, tests, and assignments.

You do not need to pay extra for the requisite learning material. We do provide free library access and free online VLSI Courses to our trainees enrolled for job oriented courses for reference and support.

Once you complete your online VLSI course you can upgrade to job oriented VLSI Courses with a very good scholarship. We provide 100% placement assistance for the job oriented VLSI Courses. Advanced VLSI Design and Verification [VLSI – RN ] and Advanced ASIC Verification [ VLSI-VM ] are the job oriented VLSI Courses.

Maven Silicon offers customized in-house and onsite corporate VLSI training courses. This program is specially designed for engineers keeping in view the ever-changing demands of the industry. The participants are equipped with the latest tools, techniques, and skills needed to excel as Verification Engineers. Some of our Corporate training VLSI Courses are SystemVerilog HVL, Verilog HDL, Universal Verification Methodology and Assertion based Verification. Click here for more details: https://www.maven-silicon.com/corporate-training

Yes. Our courses will be very useful. We have had many students taking up our course before going to foreign universities for their Master’s program in VLSI. The practical approach of the courses could help them get campus job opportunities and assistantships..

You can opt for online or offline course but you must choose the right mode considering the time you can spend and the flexibility you need. The online course also provides you Live Q&A, doubt clarification, handy technical support and reference material. So, it is a great offering with best of both worlds. You can learn on the go along with your college studies/ regular office hours and upskill yourself. With Maven Silicon’s Online Verification course, you can master VLSI even if you stay in a remote corner of the world.

Steps involved in Chip design Chip’s architecture: Create circuit designs, Run simulations, Supervise layout, Tape out the chip to the foundry and Evaluate the prototype once the chip comes back from the laboratory. Chip designers work to make faster, cheaper and more innovative chips that can automate parts or the entire function of electronic devices. A chip design engineer’s job involves architecture, logic design, circuit design and physical design of the chip, testing, and verification of the final product.

We do have online VLSI courses for engineers like you. You can start learning with our hands-on online VLSI courses which comes with labs, project, reference material. We also connect with live Q&A, doubt clarification sessions and Whatsapp support group. Click here to explore and subscribe https://elearn.maven-silicon.com/ . If you are looking for online VLSI course with Placement support, then you refer our Blended VLSI learning program at https://www.maven-silicon.com/blended-vlsi-design-asic-verification

Once you complete your online VLSI course you can upgrade to job oriented VLSI Courses with a very good scholarship. We provide 100% placement assistance for the job oriented VLSI Courses. Advanced VLSI Design and Verification [VLSI – RN ] and Advanced ASIC Verification [ VLSI-VM ] are the job oriented VLSI Courses.

You can opt for online or offline course but you must choose the right mode considering the time you can spend and the flexibility you need. The online course also provides you Live Q&A, doubt clarification, handy technical support and reference material. So, it is a great offering with best of both worlds. You can learn on the go along with your college studies/ regular office hours and upskill yourself. With Maven Silicon’s Online Verification course, you can master VLSI even if you stay in a remote corner of the world.

• Why Maven Silicon
• Success Stories
• Training Calender
• Advanced VLSI Design and Verification Course – [VLSI RN]
• Advanced ASIC Verification Course – [VLSI VM]
• Advanced VLSI Design and DFT Course – [VLSI DFT]
• Advanced Physical Design Course – [VLSI PD] NEW
• Online VLSI Design Course
• Online VLSI Verification Course
• Advanced ASIC Verification Course – [VLSI VM-PT]
• VLSI Design Course – [VLSI DM-PT]
• Free VLSI Courses
• VLSI jobs for freshers
• Free VLSI Projects
• Free VLSI Workshop
• Maven Podcast

• Hire Talent
• Corporate Training

Download the Maven Learning App

South Taluk, 21/1A, III Floor, MS Plaza, Gottigere Uttarahalli Hobli, Bannerghatta Main Rd, Bengaluru, Karnataka 560076

© Copyright 2023 Maven Silicon, All Rights Reserved. Privacy and Terms

• Physical Design Interview Questions
• Physical Design Course
• VLSI Physical Design Flow
• VLSI Training Institute in Hyderabad
• SystemVerilog Assertions
• Verilog Interview Questions
• DFT interview question
• VLSI interview questions
• SystemVerilog Interview Questions
• SystemVerilog Course
• VLSI courses online
• ASIC Verification
• UVM Verification
• Systemverilog Tutorial
• Internship in electronics
• VLSI Design
• VLSI projects
• VLSI System Design
• VLSI Internship in Bangalore

IEEE Account

• Change Username/Password
• Update Address

Purchase Details

• Payment Options
• Order History
• View Purchased Documents

Profile Information

• Communications Preferences
• Profession and Education
• Technical Interests
• US & Canada: +1 800 678 4333
• Worldwide: +1 732 981 0060
• Contact & Support
• About IEEE Xplore
• Accessibility
• Terms of Use
• Nondiscrimination Policy
• Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity. © Copyright 2024 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

VLSI 2020: IBM Research highlights nanosheet, AI processor and photonics advances

At the 2020 Symposia on VLSI Technology and Circuits this week, IBM Research is presenting a variety of papers, short courses, workshops and virtual sessions that demonstrate the latest advances in systems research. Our research spotlights key developments for hybrid cloud infrastructure and AI , marked by improvements in performance, energy efficiency, area scaling, and new workloads.

At VLSI’s first-ever virtual conference, IBM researchers are presenting their work on a universal air spacer compatible with different transistor architectures, whether it’s a fin field-effect transistor (FinFET) or a Nanosheet device architecture. Another team of IBM researchers demonstrates a new AI processor core design resulting in hardware utilization improvements that led to notable enhancements in training efficiency and performance. In a third paper, researchers focused on faster silicon photonics-based network switching, with one goal of eventually making these networks more useful for data centers.

The new air spacer design, taken by a transmission electron microscope.

In their paper, “Improved Air Spacer Co-Integrated with Self-Aligned Contact (SAC) and Contact Over Active Gate (COAG) for Highly Scaled CMOS Technology,” IBM researchers described how the new air spacer reduces effective capacitance – a critical factor impacting the characteristics of CMOS devices – by 15 percent through a reduction in the air spacer’s dielectric constant, leading to performance gains and power reductions at the same time. Although SAC and COAG have been adopted in FinFET technology to reduce the footprint of transistors and standard cells, co-integrating air spacers with SAC and COAG has been challenging.

The spacer is an isolation layer between a gate and the contacts for source and drain in the transistor – essentially, an electronic switch. When the gate is on, electricity flows from the source to the drain, and the gate serves as a valve. The spacer ensures the gate controls only the flow and that the gate and the source and drain are electrically isolated. Without the spacer, the gate cannot serve as a valve.

Researchers positioned their improved air spacer as a viable approach to enhance energy efficiency and performance of advanced CMOS technology by reducing parasitic capacitance, the unwanted capacitance between the parts of an electronic component or circuit due to their proximity to one another.

The paper introduces a new process to form air spacers and provides a practical approach to enabling an electronic device to consume less power while achieving better performance. Excitingly, introducing the new air spacer module into 7nm FinFET produces more performance gains than more costly and disruptive scaling of FinFET to 5nm. The researchers expect their work will help pave the way for their technology’s adoption in FinFET and NanoSheet transistors in the coming years.

Paper authors: Kangguo Cheng, Chanro Park, Heng Wu, Juntao Li, Son Nguyen, Jingyun Zhang, Miaomiao Wang, Sanjay Mehta, Zuoguang Liu,  Richard Conti, Nicolas Loubet, Julien Frougier, Andrew Greene, Tenko Yamashita, Bala Haran, Rama Divakaruni

AI Processor Core

The Digital AI Core with heterogeneous compute engines, featuring dual corelet architecture, shared L1 scratchpad, and memory neighbor interface.

A worldwide team of IBM researchers described a hardware demonstration of a processor core that can be applied to both AI training and inference applications in their paper, “A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference.” The researchers achieved leading-edge compute efficiency for robust AI computations via efficient heterogeneous 2-D systolic array-SIMD (single instruction, multiple data) compute engines leveraging compact DLFloat16 Floating Point Units (FPUs). DLFloat is a 16-bit floating point format designed by IBM for deep learning training and inference.

For this study, the researchers optimized a Gen 1 core they first published in 2018, focusing on circuit design, architecture, and software enhancements to produce testchips with Gen 2 cores. This updated Gen 2 design features two corelets working in parallel and sharing memory to facilitate efficient computations. The resulting Gen 2 testchip achieved 5.5x power-efficiency improvements over their Gen 1 testchip for Deep Learning training and inference workflows while using a smaller supply voltage than their first-generation core. Each of the two corelets in the new design has 64 processing elements (each with multiple FPUs) that perform convolution and matrix multiplication operations, which is greater than 80 percent of overall workload in deep learning.

This advancement is part of the Digital AI Core accelerator research in the  IBM Research AI Hardware Center . AI hardware accelerators can be used for building and deploying neural network models  for applications such as speech recognition, natural language processing and computer vision. This latest chip focuses on 16-bit training and inference, but the researchers have also published progress towards   8 bit training  and  inference as low as 2 bits .

Paper authors: Jinwook Oh, SaeKyu Lee, Mingu Kang, Matthew Ziegler, Joel Silberman, Ankur Agrawal, Swagath Venkataramani, Bruce Fleischer, Michael Guillorn, Jungwook Choi, WeiWang, Silvia Mueller, Shimon Ben-Yehuda, James Bonanno, Nianzheng Cao, Robert Casatuta, Chia-Yu Chen, Matt Cohen, Ophir Erez, Thomas Fox, George Gristede, Howard Haynie, Vicktoria Ivanov, Siyu Koswatta, Shih-Hsien Lo, Martin Lutz, Gary Maier, Alex Mesh, Yevgeny Nustov, Scot Rider, Marcel Schaal, Michael Scheuermann, Xiao Sun, Naigang Wang, Fanchieh Yee, Ching Zhou, Vinay Shah, Brian Curran, Vijayalakshmi Srinivasan, Pong-Fei Lu, Sunil Shukla, Kailash Gopalakrishnan, Leland Chang

Silicon Photonics

The silicon photonics switch module.

In the paper, “A Monolithically Integrated Silicon Photonics 8×8 Switch in 90nm SOI CMOS,” IBM researchers from the U.S. and Canada presented a silicon photonics-based network switch integrated with switching and control electronics. Silicon photonics, an evolving technology in which optical rays transfer data between computer chips, provides an affordable way to build faster switches. Optical rays can carry far more data in less time than electrical conductors.

IBM researchers have created one of the best performing high speed photonic switches, closing the performance gap with packet switching, which the internet uses to send data as well as information about where the data should be delivered. They have also simplified many problems that arise when trying to build electronics and photonics on the same chip. Their goal is to include all of the necessary electronics in order to reduce the packaging load and make a switch that’s both easier to manufacture and more affordable to implement.

The new optical-based circuit switching technology enables switch reconfiguration times of less than 15 nanoseconds while avoiding the high power of more conventional packet-based electronic switches, which require optical-to-electronic domain conversion. The technology uses a scalable process with simple flip chip packaging. Flip chip is a method for interconnecting integrated circuit chips, microelectromechanical systems, or other semiconductor components to external circuitry.

Paper authors: Jonathan E. Proesel, Nicolas Dupuis, Herschel Ainspan, Christian W. Baks, Fuad Doany, Nicolas Boyer, Elaine Cyr, Benjamin G. Lee

Additional Works

Other accepted VLSI papers from IBM and AI Hardware Center members, in addition to those above, include:

“Selective Enablement of Dual Dipoles for Near Bandedge Multi-Vt Solution in High Performance FinFET and Nanosheet Technologies,” R. Bao, K. Watanabe, J. Zhang, H. Zhou, M. Sankarapandian, J. Li, S. Pancharatnam, P. Jamison, R. G Southwick, M. Wang, J. J Demarest, J. Guo, N. Loubet, V. Basker, D. Guo, V. Narayanan, B. Haran, H. Bu, M. Khare

“Si Incorporation Into AsSeGe Chalcogenides for High Thermal Stability, High Endurance and Extremely Low Vth Drift 3D Stackable Cross-point Memory,” H. Y. Cheng, I. T. Kuo, W C. Chien, C. W. Yeh, Y. C. Chou, N. Gong, L. Gignac, C. H. Yang, C. W. Cheng, C. Lavoie, M. Hopstaken, B. R. Bruce, L. Buzi, E. K. Lai, F. Carta, A. Ray, M. H. Lee, H. Y.Ho, W. Kim, M. BrightSky, H. L. Lung

“Structural and Electrical Demonstration of SiGe Cladded Channel for PMOS Stacked Nanosheet Gate-All-Around Devices,” S.Mochizuki, B.Colombeau, J.Zhang, S. C.Kung, M.Stolfi, H. Zhou, M. Breton, K. Watanabe, J. Li, H. Jagannathan, M.Cogorno, T.Mandrekar, P.Chen, N. Loubet, S.Natarajan, B.Haran

“Composite Interconnects for High-Performance Computing Beyond the 7nm Node” P. Bhosale, S. Parikh, N. Lanzillo, T. Nogami, R. Tao, M. Gage, R. Shaviv, A. Simon, M. Stolfi, S. Reidy, N.Loubet, B. Haran

“A no-verification Multi-Level-Cell (MLC) operation in Cross-Point OTS-PCM” N. Gong, W. Chien, Y. Chou, C. Yeh, N. Li, H. Cheng, C. Cheng, I. Kuo, C. Yang, R. Bruce, A. Ray, L. Gignac, Y. Lin, C. Miller, T. Perri, W. Kim, L. Buzi, H. Utomo, F. Carta, E. Lai, H. Ho, H. Lung, M. BrightSky

“A 25-50Gb/s 2.22pJ/b NRZ RX with Dual-Bank and 3-tap Speculative DFE for Microprocessor Application in 7nm FinFET CMOS” Y. You, G. Wiedemeier, C. Marquart, C. Steffen, E. English, De. Yilma, T. Pham, V. Nammi, J. Okyere, N. Blanchard, A. Sutton, Z. Zhang, D. Friend D. Barba, T. Bohlke, M. Spear, V. Raj, J. Crugnale, D. Dreps, P.A. Francese, M. Kossel, T. Morf

Additionally, at VLSI:

• Alberto Valdes-Garcia will give an invited talk on “Hardware-Software Co-Integration for Configurable 5G mmWave Systems” (Circuits JFS2.1 session)
• Mukta Farooq and Arvind Kumar will offer a short course on “ Heterogenous Integration Architectures for AI ”
• Nicholas Loubet will offer a short course on “ Nanosheet Transistor as a Replacement of FinFET for Future Nodes: Device Advantages & Specific Process Elements ”
• Mounir Meghelli will offer a short course on “ Advances and Trends in High-Speed Serial Links for High-Density IO Applications ”
• Robert Bruce will offer a workshop presentation on “ Designing Material Systems and Algorithms for Analog Computing ”

These advances are part of IBM’s systems research group, which includes initiatives focusing on hybrid cloud, AI hardware, and exploratory science.

• Kangguo Cheng

Making Electronics Easy

Top 50 vlsi projects ideas: a guide for final year electronics engineering students.

Updated: Sep 15

As you approach your final year in electronics engineering, you're likely on the lookout for a project that not only showcases your skills but also dives deep into the world of cutting-edge technologies. Very Large Scale Integration (VLSI) projects offer a perfect opportunity for exploration, allowing you to work on intricate integrated circuits that bring theory to life.

Below, we've curated a list of 50 VLSI projects designed to inspire and challenge you in your final year.

Starting with the Basics:

1. low power sram design.

Picture this: a Static Random Access Memory (SRAM) module that's not only efficient but also power-conscious. Dive into the world of low-power design and performance optimization.

2. Design of a 4-bit Arithmetic Logic Unit (ALU)

Imagine creating a 4-bit Arithmetic Logic Unit capable of handling arithmetic and logical operations with finesse. It's like giving your circuit a mini-brain!

3. VLSI Implementation of FFT Algorithm

Ever wondered how your favorite audio player processes signals so fast? Explore the Fast Fourier Transform (FFT) algorithm in VLSI for efficient signal processing.

4. Design and Implementation of Carry Select Adder

Get ready to design a Carry Select Adder that not only does the math but does it with speed and minimal power consumption.

5. Design of Low Power Multiplier

Think about a multiplier that's not just fast but also mindful of power usage. Dive into the challenge of designing a low-power multiplier.

6. VLSI Design of CORDIC Algorithm

Let's journey into the world of trigonometric functions with the implementation of the Coordinate Rotation Digital Computer (CORDIC) algorithm in VLSI.

7. Design of a Low-Power Comparator

Meet the low-power comparator, your go-to choice for energy-efficient comparisons in various applications.

8. Implementation of a Finite State Machine (FSM)

What if your circuit could understand and respond based on different states? Welcome to the world of Finite State Machines (FSMs)!

9. Design of a Low Power 8-bit Shift Register

Imagine an 8-bit shift register that not only does its job but does it while sipping on power. Dive into the intricacies of low-power design.

10. VLSI Design of a Digital Filter

Ever wondered how digital filters work? Explore their implementation in VLSI for applications in signal processing.

These projects aren't just about circuits and algorithms; they're about giving life to your ideas and making an impact in the world of technology.

Beyond the Basics: Innovative Applications of VLSI

Now, let's leap to more innovative applications of VLSI. These projects bridge the gap between theory and real-world scenarios:

11. Low Power VLSI Implementation of I2C Protocol

Ever thought about making your circuits communicate efficiently with minimal power usage? Dive into the implementation of the I2C communication protocol with a focus on energy efficiency.

12. Design of a Low Power D Flip-Flop

Let's create a D flip-flop that's not just a memory unit but a memory unit that's mindful of power consumption. It's all about marrying functionality with efficiency.

13. VLSI Implementation of Manchester Encoder/Decoder

Imagine encoding and decoding data with the efficiency of Manchester techniques. Explore their implementation in VLSI for robust data transmission.

14. Design of VLSI Based RFID System

Ever thought about creating a system that identifies and tracks items using Radio-Frequency Identification (RFID)? Let's bring that idea to life in the VLSI world.

15. Low Power Implementation of DCT (Discrete Cosine

Get ready to design a circuit that performs the Discrete Cosine Transform with speed and minimal power consumption, perfect for image and signal processing.

16. VLSI Design of UART (Universal Asynchronous Receiver-Transmitter)

What if your circuit could communicate serially with other devices? Let's implement the UART communication protocol in VLSI for seamless device interaction.

17. Implementation of Viterbi Decoder

Ever thought about creating a circuit that corrects errors in digital communication? Dive into the world of the Viterbi algorithm for error correction.

18. Design of a Low Power Comparator

Meet the low-power comparator again, but this time with a focus on low-energy comparisons in various applications.

19. VLSI Design of Parallel Prefix Adder

Think about designing an adder that's not just fast but also efficient in digital circuits. Welcome to the world of parallel prefix adders.

20. Implementation of AES Algorithm in VLSI

What if you could implement the Advanced Encryption Standard (AES) algorithm for secure data encryption? Let's make it happen!

These projects aren't just about the technicalities; they're about solving real-world problems with the power of VLSI.

Pushing Boundaries with Advanced VLSI Projects

For those seeking more advanced challenges, these projects delve into intricate VLSI applications:

21. Design of a Low Power Memory Controller

Imagine creating a memory controller that efficiently manages data storage and retrieval while being mindful of power consumption.

22. VLSI Design of IIR Filter

Dive into the world of Infinite Impulse Response (IIR) filters, offering a versatile solution for signal processing applications.

23. Implementation of RISC Processor

Ever thought about designing a processor that simplifies instructions for streamlined computation? Welcome to the world of Reduced Instruction Set Computing (RISC).

24. Design of a Low Power Voltage-Controlled Oscillator (VCO)

Create a low-power Voltage-Controlled Oscillator (VCO) for applications in frequency modulation and synthesis.

25. VLSI Implementation of Cordic-Based Sine and Cosine Generator

Explore the implementation of Coordinate Rotation Digital Computer (CORDIC) algorithms for generating sine and cosine functions.

26. Design of Low Power Clock Gating Circuit

Imagine designing a clock gating circuit that minimizes power consumption during idle periods. It's all about efficient energy usage.

27. VLSI Design of Manchester Carry Chain Adder

Let's create an adder that not only adds but does it efficiently with the Manchester Carry Chain technique.

28. Implementation of Huffman Encoder/Decoder

Ever thought about compressing and decompressing data efficiently? Dive into the world of Huffman coding for data compression.

29. Design of a Low Power Register File

Create a low-power register file for efficient storage and retrieval of intermediate data in processors.

30. VLSI Implementation of Reed-Solomon Encoder/Decoder

Ever wondered about creating a system that corrects errors in digital communication? Explore the implementation of Reed-Solomon codes for error correction.

These advanced projects aren't just about complexity; they're about mastering the art of VLSI design.

Harnessing VLSI for Real-World Applications

As VLSI technology advances, its applications extend to various domains. Consider projects that bridge the gap between VLSI design and real-world applications:

31. Design of a Low Power Pulse Width Modulation (PWM) Controller

Ever thought about efficiently controlling motors and power electronics? Dive into the world of Pulse Width Modulation (PWM) controllers with a focus on low power.

32. VLSI Design of I2S Audio Interface

Imagine creating an audio interface that delivers high-quality sound in digital systems. Let's implement the Inter-IC Sound (I2S) interface for seamless audio communication.

33. Implementation of SHA-256 Algorithm in VLSI

How about implementing a secure hashing algorithm for data security? Dive into the implementation of the Secure Hash Algorithm (SHA-256).

34. Design of a Low Power Successive Approximation ADC

Imagine creating an Analog-to-Digital Converter (ADC) that not only converts signals but does it efficiently with low power consumption.

35. VLSI Implementation of Cordic-Based Sine and Cosine Generator

Explore the world of sine and cosine functions with the implementation of Coordinate Rotation Digital Computer (CORDIC) algorithms.

36. Design of Low Power Phase-Locked Loop (PLL)

Ever wondered about designing a Phase-Locked Loop that's not just precise but also energy-efficient? Let's create a low-power PLL.

37. VLSI Design of Image Edge Detection Processor

Create a processor that detects edges in images for applications in computer vision and image processing.

38. Implementation of Canny Edge Detector

Dive into the world of image processing with the implementation of the Canny edge detection algorithm for robust image analysis.

39. Design of Low Power Current Steering DAC

Ever thought about creating a Digital-to-Analog Converter (DAC) that not only converts signals but does it efficiently with low power consumption?

40. VLSI Implementation of Serial Peripheral Interface (SPI) Controller

Imagine creating a controller that facilitates seamless communication between devices. Dive into the world of the Serial Peripheral Interface (SPI) protocol.

These projects aren't just about circuits; they're about solving real-world problems with the power of VLSI.

Building Foundations for Future Innovation

Now, let's focus on foundational aspects of VLSI design, laying the groundwork for future innovation:

41. Design of a Low Power Multiplexer

Ever thought about creating a multiplexer that not only routes data but does it efficiently with low power consumption? Dive into the world of low-power design.

42. VLSI Design of GMSK Modulator/Demodulator

Explore the world of digital communication with the implementation of Gaussian Minimum Shift Keying (GMSK) modulation and demodulation.

43. Implementation of Digital Down-Converter (DDC)

Ever wondered about creating a Digital Down-Converter for applications in digital signal processing? Dive into the world of frequency conversion.

44. Design of Low Power Voltage-Controlled Current Source

Create a current source that not only provides a steady current but does it efficiently with low power consumption.

45. VLSI Implementation of Direct Digital Synthesizer (DDS)

Ever thought about creating a synthesizer that precisely generates frequencies in digital systems? Dive into the world of Direct Digital Synthesis.

46. Design of Low Power Content Addressable Memory (CAM)

Imagine creating a Content Addressable Memory (CAM) that not only stores data but does it efficiently with low power consumption.

47. VLSI Design of FFT Processor for Audio Processing

Ever wondered about efficiently processing audio signals in digital systems? Dive into the world of a dedicated FFT processor for audio processing.

48. Implementation of LDPC Decoder

Explore the world of error correction in digital communication with the implementation of a Low-Density Parity-Check (LDPC) decoder.

49. Design of a Low Power Voltage Reference Circuit

Ever thought about creating a voltage reference circuit that not only provides a stable voltage but does it efficiently with low power consumption?

50. VLSI Implementation of High-Speed Divider

Imagine creating a divider that not only divides but does it efficiently with high speed. Dive into the world of high-speed division.

These foundational projects aren't just about circuits; they're about laying the groundwork for future innovation in VLSI.

In Conclusion

As you embark on your VLSI project journey in your final year of electronics engineering, remember that these projects are not just about circuits and algorithms; they're about bringing your ideas to life. They're about solving real-world problems and contributing to the ever-evolving landscape of technology.

So, embrace the challenges, customize the projects based on your interests, and let your creativity shine. Your final year is not just a culmination of your academic journey; it's a platform for you to make a lasting impact in the world of VLSI technology.

Here's to a rewarding and innovative final year in electronics engineering!

Order Electronics Projects

Want us to guide you through your project or make the project for you? Click on the button below or reach out to us via Call/WhatsApp at (+91) - 7600948607

Order Basic Electronics Projects

Order Embedded Systems Projects

Order IoT Projects

Order FPGA Projects

Order VLSI Projects

Order Image Processing Projects

Order Matlab Projects

Order TinkerCAD Projects

Order Proteus Projects

Click on the button below to fill out the project inquiry form -

Create Various Projects

Check out our Free Arduino Projects Playlist - Arduino Projects  

Check out our Free Raspberry Pi Projects Playlist - Raspberry Pi Projects  

Check out our Free TinkerCAD Projects Playlist - TinkerCAD Projects  

Check out our Free IoT Projects Playlist - IoT Projects  

Check out our Free Home Automation Projects Playlist - Home Automation Projects  

Check out our Free NodeMCu Projects Playlist - NodeMCu Projects  

Follow us -

Please do follow us i.e. #learnelectronicsindia to get daily updates about new blogs, videos, courses, products, offers, competitions, quizzes, and Internship Opportunities.

Facebook | LinkedIn | Instagram | Youtube | Website  | Gmail

• Project Ideas

Related Posts

Top 50 Wireless Sensor Network Projects for Engineering Students

Top 50 PIC Microcontroller Projects for Engineering Students

Top 50 PLC Projects for Engineering Students