quartus assignment editor

• Stack Overflow for Teams Where developers & technologists share private knowledge with coworkers
• Advertising & Talent Reach devs & technologists worldwide about your product, service or employer brand
• OverflowAI GenAI features for Teams
• OverflowAPI Train & fine-tune LLMs
• Labs The future of collective knowledge sharing
• About the company Visit the blog

Collectives™ on Stack Overflow

Find centralized, trusted content and collaborate around the technologies you use most.

Q&A for work

Connect and share knowledge within a single location that is structured and easy to search.

Get early access and see previews of new features.

How to assign pins in Quartus II

We are looking at moving some code into a CPLD or FPGA in order to make it faster. I have worked with Xilinks and their suite of tools before, but for some reason it was decided that we'd use Altera this time around so I am trying to get used to Quartus II.

In particular, I am looking for a way to explicityly assign pins to the chip I am using. In Xilinx, I'd edit the netlist file but I can find no such thing in Quartus. There is a program (Assignments => Pin Planner) that does this, but it has a clunky GUI and I'd far prefer to edit the pins in a text editor, so my twofold question is

A: How do I find the file that stores the pin assignment? It's not listed under my files in the project navigator but the pins I've assigned in Pin Planner stay from session to session so they must be stored somewhere .

B: Is this a horrible idea?

IDE is Quartus II 10.1 Development kit is MAX II Development Board Language is VHDL

EDIT: Right now, I've run into the problem that I'm trying to interface with the Dev Kit through USB. I'm making a serial data receiver on it and have given it a Data In pin. The Dev Kit has a USB receiver so I'm trying to map din to whichever pin the USB connector is on. According to a file I have (rm_maxII-develop_board-rev1.pdf) the USB connector is on "Board Designation U13" but when I go into the Pin PLanner and try to assign that, there is no PIN_U13. I suspect this is an error in the pdf, rather than in Pin Planner but seing as I've never worked with Altera products before, I'm very confused.

• Ah, you posted here too. :-) I added answer at overmapped.com/questions/how-to-assign-pins-in-quartus-ii –  Prof. Falken Commented Apr 11, 2011 at 14:29
• I did - slightly before I read about Overmapped and figured that'd be a better place for it. What's your user name on Overmapped? I see no replies from Amigable Clark Kant over there. –  shieldfoss Commented Apr 12, 2011 at 9:14
• Jakob. It's here too if you look around hard enough. :-) –  Prof. Falken Commented Apr 12, 2011 at 9:26

A) You need to edit the *.qsf file, and add lines similar to the following:

B) While I will sometimes use the pin planner in the early stages of a design, I almost exclusively edit the qsf file directly when modifying pins, adding or removing VHDL files from the design, etc. To be completely safe, when making large changes (particularly to optimization or compiler settings) I will make sure Quartus is not running. I've been working this way with Quartus since it came out, and have not had any problems.

Once your design is compiled, you can refer to the *.pin file to see the final pinout for the FPGA. In particular, refer to the column indicating whether or not the pin is manually assigned, as any pins not specifically assigned to a location will change pretty much every time you recompile the chip (which is sub-optimal if you've already made a PCB! :).

• @medivh, that I don't know, please tell us where you found it. –  Prof. Falken Commented Apr 13, 2011 at 10:04

Your Answer

Reminder: Answers generated by artificial intelligence tools are not allowed on Stack Overflow. Learn more

Sign up or log in

Post as a guest.

Required, but never shown

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy .

Not the answer you're looking for? Browse other questions tagged vhdl intel-fpga quartus or ask your own question .

• Featured on Meta
• We've made changes to our Terms of Service & Privacy Policy - July 2024
• Announcing a change to the data-dump process

Hot Network Questions

• embedding into hilbert cube.
• How should I acknowledge a reviewer who left a negative review?
• How can DC charge a capacitor?
• parallelStream with collect method()
• Can I replace this resistor (in USB adapter that plugs to mains) with this other resistor?
• Why would radio-capable transhumans still vocalise to each-other?
• Searching for a 90s Anime with a Dark-to-Light Princess Twist
• Compact rotatable connection that supports pull forces?
• Solving a system of inequalities involving Binomial
• Private sector professional being screened out of PhD program
• Split column into lines using awk
• Why don't neutrons and protons have variable spin?
• Political Relations on an Interstellar Scale
• Inverse problem for geodesic
• Why do tip vortices seem to 'bend' inwards at the tip of a plane wing?
• Does a router lookup in routing table twice for each packet?
• Is a hotter heat source always necessary for an object to be heated?
• Why is transfer of heat very slow as compared to transfer of sound in solids?
• How 'Aristotelian' is Rawls' 'Aristotelian principle'?
• In what way are we one in Christ Jesus?
• How to design a resampling filter?
• Automata reaching the same state when reading the same word long enough
• What is this tree with these red berries?
• Proper shift cable routing for SRAM Rival derailleur

Stack Exchange Network

Stack Exchange network consists of 183 Q&A communities including Stack Overflow , the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Q&A for work

Connect and share knowledge within a single location that is structured and easy to search.

Altera FPGA I/O weak pull ups

In altera FPGA documentation they make reference to a "I/O weak pullup" functionality.

I would like to use internal weak pull up instead of external pullups , avoiding a PCB modification.

It seems is possible to activate weak pull up for an I/O in quartus. But there is no information on how to activate it.

• \$\begingroup\$ In the Assignment Editor, set the weak pull-up assignment to ON to enable the on-chip pull-up resistor for the pin. \$\endgroup\$ –  Qiu Commented Jul 27, 2016 at 13:00

3 Answers 3

There are two ways of doing it.

1. Pin Planner

The first approach is in the Pin Planner tool. This is the GUI that allows you to select which pin goes where. From the main window with your project open, go to the Assignments menu and select Pin Planner (or press Ctrl + Shift + N ).

In the pin planner window, in the All pins view at the bottom, right click on any column header, and select "Customise Columns":

In the window that opens, scroll down in the left hand side and find "Weak Pull-up Resistor" (it's third one up from the bottom on mine). Click on that, then click the right arrow button to add it to the visible columns. Then click OK.

Now back in the Pin Planner window, you should see a new column called Weak Pull-Up Resistor. For each pin you wish to enable it on, simply click in the box for that column and select "On" (you can also type On into the box). By default it is turned "Off" - so if the column is blank, it means the same as if it says off.

2. Assignment Editor

You can also assign it manually with the "Assignment Editor" tool. This is useful if, say, you want to enable it for all pins in a bus, or even just all pins. You can use wildcards here.

Open the assignment editor tool in the main window by going to the "Assignments" menu and selecting "Assignment Editor" (or press Ctrl + Shift + A )

At the bottom of the list of assignments, there is a row where all entries are <<New>> . Click in the "Assignment Name" column and select "Weak Pull-Up Resistor". Then in the "Value" column, select "On". Finally in the "To" column, enter the pin name (which can include the wildcard character * ).

This will enable the pull-up for any pin matching the name in the "To" column.

• \$\begingroup\$ Fantastic answer! BTW, how weak is the weak pullup? Nevermind, just found it, it's 25kiloohms to Vccio: profesores.fi-b.unam.mx/maixx/Biblioteca/Librero_Computacion/… \$\endgroup\$ –  Eyal Commented Nov 13, 2016 at 13:07

I would like to point out that the weak pullup resistors on an FPGA/SOC/MCU are not a replacement for real external pullups. So when devising a strategy to use it please take the following into account.

• On-chip weak pullups are primarily for use when pins are left unused in a design and the pads do not have anything connected in the board etch artwork.
• The on-chip weak pullup resistors are typically in the range of 50K to 100K ohms. An input trace connected to such is susceptible to coupling from neighboring noisy traces due to the relative high impedance of the net.
• Circuit modes that operate in open drain or open collector mode will have lazy (slow) rise times due to the high resistance of weak pullups.
• External circuits that depend upon a pullup to bias an external component such as an NPN transistor will likely not get enough source current due to the high resistance of weak pullup resistors.
• Use of on-chip pullup resistors increases overall power consumption in a device when external circuits assert signal levels that counteract the pullups.
• Unused pins with an external component provide a connection point for testing and board design re-work.

So my recommendation is to follow the best known design methodology that has been adopted at many companies, large and small, and use external pullup resistors on nets that come off an FPGA/SOC/MCU for connection to other parts of the board or to test points. Design recommendations such as these suggest pullups no greater than 10K ohms be used with 4.7K being generally better. Smaller values to be selected where warranted by the circuit requirements.

Note that nearly all the same comments and recommendations apply to the use of on-chip weak pull down resistors too.

• \$\begingroup\$ Whom ever felt the need to downvote this answer has clearly never had real practical experience in high volume production electronics and the (a) variation of resistance value in silicon on chip resistors, (b) how high of resistance these on chip resistors really are, and (c) how susceptable circuits on boards that depend on only on on chip pullup/pulldown resistors are to upset due to real world electrical disturbances. \$\endgroup\$ –  Michael Karas Commented Mar 4, 2023 at 8:23

Within the qsf file, you can add the following: set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_name

Your Answer

Sign up or log in, post as a guest.

Required, but never shown

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy .

Not the answer you're looking for? Browse other questions tagged fpga vhdl quartus-ii quartus or ask your own question .

• Featured on Meta
• We've made changes to our Terms of Service & Privacy Policy - July 2024
• Announcing a change to the data-dump process

Hot Network Questions

• Can I use the CJKfonts as math fonts?
• Is "Non-Trivial amount of work" a correct phrase?
• Could mage hand be used for surgery on another creature?
• What is the “history“ of mindfulness
• Plotting circle by center of circle and the radius in QGIS
• When I use SSH tunneling, can I assume that the server does not need to be trusted?
• Does a router lookup in routing table twice for each packet?
• What's another word for utopian
• Why is the E in 'collega' long?
• Which programming language first used negative indexing to mean counting from the end?
• What is the “Reinforcement Axiom” for a social choice function?
• How can DC charge a capacitor?
• Trimming direction on climb out and descent to maintain an airspeed
• Centrifugal force/ pseudo force in circular motion
• Who was Dionysodorus of Melos?
• How to reconcile different teachings of Jesus regarding self defense?
• Stuck in Infinite Loop
• What techniques are there for preventing radio-signal replay attacks?
• Usage of Tabular method for Integration by Parts
• How should Psalm 5:3 אֶֽעֱרָךְ־ best be translated
• Is it bad to have similar themes between my novels?
• Is there any airplane that doesn't use a headset but speakers?
• Will the dense subset of an uncountable set remain dense if we remove a single element?
• Compilation containing a story about a metal cube, one about astronauts who visit a world and ascend gradually, and one of a world with telepathy

Get the Reddit app

A subreddit for programmable hardware, including topics such as: * FPGA * CPLD * Verilog * VHDL

Pin Planner vs Assignments Editor

I just compiled a design using QUARTUS II version 13.0.1 and as expected PIN PLANNER automatically did choose pins for it. After that I opened the ASSIGNMENTS EDITOR and did not find any of the pins assignments made by the PIN PLANNER.

Is this the expected behavior? When a pin assignment should be made on the ASSIGNMENTS EDITOR vs the PIN PLANNER?

By continuing, you agree to our User Agreement and acknowledge that you understand the Privacy Policy .

Enter the 6-digit code from your authenticator app

You’ve set up two-factor authentication for this account.

Enter a 6-digit backup code

Create your username and password.

Reddit is anonymous, so your username is what you’ll go by here. Choose wisely—because once you get a name, you can’t change it.

Reset your password

Enter your email address or username and we’ll send you a link to reset your password

Check your inbox

An email with a link to reset your password was sent to the email address associated with your account

Choose a Reddit account to continue

Success! Subscription added.

Success! Subscription removed.

Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile .

• Intel Community
• Product Support Forums
• Intel® Quartus® Prime Software

Global/Regional Clock Assignment

• Subscribe to RSS Feed
• Mark Topic as New
• Mark Topic as Read
• Float this Topic for Current User
• Printer Friendly Page

• Mark as New
• Report Inappropriate Content
• All forum topics
• Previous topic

Link Copied

Community support is provided Monday to Friday. Other contact methods are available here .

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice .

• ©Intel Corporation
• Terms of Use
• *Trademarks
• Supply Chain Transparency

• Search forums

Follow along with the video below to see how to install our site as a web app on your home screen.

Note: This feature may not be available in some browsers.

Welcome to EDAboard.com

Welcome to our site edaboard.com is an international electronics discussion forum focused on eda software, circuits, schematics, books, theory, papers, asic, pld, 8051, dsp, network, rf, analog design, pcb, service manuals... and a whole lot more to participate you need to register. registration is free. click here to register now..

• Digital Design and Embedded Programming
• PLD, SPLD, GAL, CPLD, FPGA Design

[SOLVED]   quartus pin assignments problem

• Thread starter dipin
• Start date Nov 10, 2016
• Nov 10, 2016

Full Member level 4

Super Moderator

Are you sure the pins are named PIN_ A21 and not just A21? I don't have Quartus installed anywhere so I can't check.  

hamidmoallemi

Full member level 2.

are you sure that you select the device correctly ? "assignment > device " if you've done anything correct in pin planner list of your inputs and outputs will be displayed and you can assign a pin for each from combo box  

ads-ee said: Are you sure the pins are named PIN_ A21 and not just A21? I don't have Quartus installed anywhere so I can't check. Click to expand...

hamidmoallemi said: are you sure that you select the device correctly ? "assignment > device " if you've done anything correct in pin planner list of your inputs and outputs will be displayed and you can assign a pin for each from combo box Click to expand...

Reviewing Cyclone V manuals might help. A21 is a dedicated SoC resource, it can't be used as FPGA fabric I/O. For the same reason, the pin isn't offered in the Pin Planner selection when assigning I/O signals.  

FvM said: Reviewing Cyclone V manuals might help. A21 is a dedicated SoC resource, it can't be used as FPGA fabric I/O. For the same reason, the pin isn't offered in the Pin Planner selection when assigning I/O signals. Click to expand...

You didn't tell what you want to achieve, but apparently the development board design expects that the I2C is controlled by ARM processor.  

Use assignment editor rather than pin planner, or check the .qsf file to see if there is another variable handling these pins. You are perhaps using as template a design not 'empty', so something is likely already assigned to those pins as they said above.  

FvM said: You didn't tell what you want to achieve, but apparently the development board design expects that the I2C is controlled by ARM processor. Click to expand...

Hi, i wanted to connect a dac daughter board to de0 nano soc through LTC connector using i2c interface. after that need to send a 32 bit data(as specified in 2607 manual) to dac and read the voltage on output.i am using LTC 2607 as daughter board. thanks and regards Click to expand...

• Nov 11, 2016

FvM said: I'm not sure if you understand the SoC FPGA concept. The Hard Processor System (HPS) has a number of dedicated I/O pins that can't be directly accessed by the programmable FPGA logic. A21 is one of it. It can be only used as I2C pin by the hardware I2C controller in the ARM processor and respective C code. The pin could be also configure as ARM GPIO, but that doesn't help for your intention to address the pin from FPGA logic. Click to expand...

if it not possible to access the pins, then how can i do it. Click to expand...

Similar threads

• Started by dpaul
• Jun 5, 2024
• Started by Sanila P
• May 14, 2024
• Started by AstarothJx
• Oct 14, 2023
• Started by Lightning89
• Feb 14, 2024
• Started by mtaciano
• Jul 7, 2023

Part and Inventory Search

Welcome to edaboard.com.

• This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register. By continuing to use this site, you are consenting to our use of cookies. Accept Learn more…